Copertina

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Kumari, Ruby, Purohit, Gaurav, Karmakar, Abhijit
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Cryptography and Security Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over $GF(2^m)$ on FPGA
di: Kumari, Ruby, et al.
Pubblicazione: (2025)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
di: Wijesinghe, W. A. Susantha
Pubblicazione: (2024)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
di: Zoni, Davide, et al.
Pubblicazione: (2024)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
di: Nakano, Hiroshi, et al.
Pubblicazione: (2025)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
di: Ku, Jonathan, et al.
Pubblicazione: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
di: Ajmi, Hala, et al.
Pubblicazione: (2022)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
di: Hu, Guangyuan, et al.
Pubblicazione: (2023)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
di: Baddour, Yazan, et al.
Pubblicazione: (2025)

Logistic Map Pseudo Random Number Generator in FPGA
di: Calderon, Mateo Jalen Andrew, et al.
Pubblicazione: (2024)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
di: Xu, Zhihan, et al.
Pubblicazione: (2025)

if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs
di: Butt, Shahzad Ahmad, et al.
Pubblicazione: (2024)

Efficient Implementations of Residue Generators Mod 2n + 1 Providing Diminished-1 Representation
di: Piestrak, Stanisław J., et al.
Pubblicazione: (2025)

Efficient Implementation of CRYSTALS-KYBER Key Encapsulation Mechanism on ESP32
di: Segatz, Fabian, et al.
Pubblicazione: (2025)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
di: Swaroopa, Sneha, et al.
Pubblicazione: (2025)

Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
di: Baidya, Paresh, et al.
Pubblicazione: (2025)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
di: Deutschbein, Calvin, et al.
Pubblicazione: (2025)

LaMoS: Enabling Efficient Large Number Modular Multiplication through SRAM-based CiM Acceleration
di: Li, Haomin, et al.
Pubblicazione: (2025)

NuRedact: Non-Uniform eFPGA Architecture for Low-Overhead and Secure IP Redaction
di: Das, Voktho, et al.
Pubblicazione: (2026)

Security Properties for Open-Source Hardware Designs
di: Rogers, Jayden, et al.
Pubblicazione: (2024)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
di: Pham, Anh Kiet, et al.
Pubblicazione: (2026)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
di: Olgun, Ataberk, et al.
Pubblicazione: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
di: Mishra, Jyotiprakash, et al.
Pubblicazione: (2025)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
di: Ma, Ruiyang, et al.
Pubblicazione: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
di: Jeon, Yeonsoo, et al.
Pubblicazione: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
di: Hsiao, Yao, et al.
Pubblicazione: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
di: Mulhem, Saleh, et al.
Pubblicazione: (2024)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
di: Kim, Jumin, et al.
Pubblicazione: (2025)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
di: Amael, Joshua Tito, et al.
Pubblicazione: (2024)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
di: Zhang, Naifeng, et al.
Pubblicazione: (2025)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
di: Liu, Yuntao, et al.
Pubblicazione: (2023)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
di: Ye, Haojie, et al.
Pubblicazione: (2024)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
di: Ahmed, Anees, et al.
Pubblicazione: (2024)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
di: Yang, Hongbin, et al.
Pubblicazione: (2026)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
di: Reimann, Lennart M., et al.
Pubblicazione: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
di: Eslami, Mohammad, et al.
Pubblicazione: (2024)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
di: Rosenfeld, Ilan, et al.
Pubblicazione: (2026)

High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography
di: Tan, Weihang, et al.
Pubblicazione: (2021)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
di: Huang, Zhengwu, et al.
Pubblicazione: (2025)

Enhancing Industrial Cybersecurity: SoftHSM Implementation on SBCs for Mitigating MITM Attacks
di: Amael, Joshua Tito, et al.
Pubblicazione: (2024)

PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
di: Tan, Weihang, et al.
Pubblicazione: (2023)