:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Kumari, Ruby, Purohit, Gaurav, Karmakar, Abhijit
Formato:	Preprint
Publicado:	2025
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	https://arxiv.org/abs/2506.09464
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over $GF(2^m)$ on FPGA
por: Kumari, Ruby, et al.
Publicado: (2025)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
por: Wijesinghe, W. A. Susantha
Publicado: (2024)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
por: Zoni, Davide, et al.
Publicado: (2024)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
por: Nakano, Hiroshi, et al.
Publicado: (2025)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
por: Ku, Jonathan, et al.
Publicado: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2022)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
por: Hu, Guangyuan, et al.
Publicado: (2023)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
por: Baddour, Yazan, et al.
Publicado: (2025)

Logistic Map Pseudo Random Number Generator in FPGA
por: Calderon, Mateo Jalen Andrew, et al.
Publicado: (2024)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
por: Xu, Zhihan, et al.
Publicado: (2025)

if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs
por: Butt, Shahzad Ahmad, et al.
Publicado: (2024)

Efficient Implementations of Residue Generators Mod 2n + 1 Providing Diminished-1 Representation
por: Piestrak, Stanisław J., et al.
Publicado: (2025)

Efficient Implementation of CRYSTALS-KYBER Key Encapsulation Mechanism on ESP32
por: Segatz, Fabian, et al.
Publicado: (2025)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
por: Swaroopa, Sneha, et al.
Publicado: (2025)

Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
por: Baidya, Paresh, et al.
Publicado: (2025)

NuRedact: Non-Uniform eFPGA Architecture for Low-Overhead and Secure IP Redaction
por: Das, Voktho, et al.
Publicado: (2026)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
por: Deutschbein, Calvin, et al.
Publicado: (2025)

LaMoS: Enabling Efficient Large Number Modular Multiplication through SRAM-based CiM Acceleration
por: Li, Haomin, et al.
Publicado: (2025)

Security Properties for Open-Source Hardware Designs
por: Rogers, Jayden, et al.
Publicado: (2024)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
por: Pham, Anh Kiet, et al.
Publicado: (2026)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
por: Olgun, Ataberk, et al.
Publicado: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
por: Mishra, Jyotiprakash, et al.
Publicado: (2025)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
por: Ma, Ruiyang, et al.
Publicado: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
por: Jeon, Yeonsoo, et al.
Publicado: (2025)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
por: Mulhem, Saleh, et al.
Publicado: (2024)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
por: Kim, Jumin, et al.
Publicado: (2025)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
por: Amael, Joshua Tito, et al.
Publicado: (2024)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
por: Zhang, Naifeng, et al.
Publicado: (2025)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
por: Liu, Yuntao, et al.
Publicado: (2023)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
por: Ye, Haojie, et al.
Publicado: (2024)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
por: Ahmed, Anees, et al.
Publicado: (2024)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
por: Yang, Hongbin, et al.
Publicado: (2026)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
por: Eslami, Mohammad, et al.
Publicado: (2024)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
por: Rosenfeld, Ilan, et al.
Publicado: (2026)

High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography
por: Tan, Weihang, et al.
Publicado: (2021)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
por: Huang, Zhengwu, et al.
Publicado: (2025)

Enhancing Industrial Cybersecurity: SoftHSM Implementation on SBCs for Mitigating MITM Attacks
por: Amael, Joshua Tito, et al.
Publicado: (2024)

PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
por: Tan, Weihang, et al.
Publicado: (2023)