Cover Image

On the Impossibility of a Perfect Hypervisor

Fuente: arXiv

Saved in:

Bibliographic Details
Main Author:	Guri, Mordechai
Format:	Preprint
Published:	2025
Subjects:	Operating Systems Hardware Architecture Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Biting the CHERI bullet: Blockers, Enablers and Security Implications of CHERI in Defence
by: Faily, Shamal
Published: (2025)

Hazel: Secure and Efficient Disaggregated Storage
by: Chrapek, Marcin, et al.
Published: (2025)

Trust Nothing: RTOS Security without Run-Time Software TCB (Extended Version)
by: Ackermann, Eric, et al.
Published: (2026)

Laccolith: Hypervisor-Based Adversary Emulation with Anti-Detection
by: Orbinato, Vittorio, et al.
Published: (2023)

Guillotine: Hypervisors for Isolating Malicious AIs
by: Mickens, James, et al.
Published: (2025)

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
by: Goswami, Kaustav, et al.
Published: (2026)

Where Linux Breaks Under Radiation: A Cross-Architecture Kernel-Level Characterization of Proton-Induced Failures in COTS SoCs
by: Memon, Saad, et al.
Published: (2025)

Preemption-Enhanced Benchmark Suite for FPGAs
by: Malik, Arsalan Ali, et al.
Published: (2025)

Ariadne: A Hotness-Aware and Size-Adaptive Compressed Swap Technique for Fast Application Relaunch and Reduced CPU Usage on Mobile Devices
by: Liang, Yu, et al.
Published: (2025)

Enabling Syscall Intercept for RISC-V
by: Andrić, Petar, et al.
Published: (2025)

WebAssembly on Resource-Constrained IoT Devices: Performance, Efficiency, and Portability
by: Has, Mislav, et al.
Published: (2025)

ConZone+: Practical Zoned Flash Storage Emulation for Consumer Devices
by: Yu, Dingcui, et al.
Published: (2025)

ASIC-based Compression Accelerators for Storage Systems: Design, Placement, and Profiling Insights
by: Lu, Tao, et al.
Published: (2025)

Dynamic Voltage and Frequency Scaling for Intermittent Computing
by: Maioli, Andrea, et al.
Published: (2024)

Arcus: SLO Management for Accelerators in the Cloud with Traffic Shaping
by: Zhao, Jiechen, et al.
Published: (2024)

Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation Methodology
by: Kanellopoulos, Konstantinos, et al.
Published: (2024)

Hardware Memory Management for Future Mobile Hybrid Memory Systems
by: Wen, Fei, et al.
Published: (2020)

AERO: Adaptive and Efficient Runtime-Aware OTA Updates for Energy-Harvesting IoT
by: Wei, Wei, et al.
Published: (2026)

Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects
by: Ruzhanskaia, Anastasiia, et al.
Published: (2024)

LearnedFTL: A Learning-Based Page-Level FTL for Reducing Double Reads in Flash-Based SSDs
by: Wang, Shengzhe, et al.
Published: (2023)

An Introduction to the Compute Express Link (CXL) Interconnect
by: Sharma, Debendra Das, et al.
Published: (2023)

eBPF-mm: Userspace-guided memory management in Linux with eBPF
by: Mores, Konstantinos, et al.
Published: (2024)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
by: Qureshi, Moinuddin, et al.
Published: (2024)

CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure
by: Kim, Sangpyo, et al.
Published: (2023)

Memory DisOrder: Memory Re-orderings as a Timerless Side-channel
by: Siddens, Sean, et al.
Published: (2026)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
by: Eslami, Mohammad, et al.
Published: (2024)

Honest to a Fault: Root-Causing Fault Attacks with Pre-Silicon RISC Pipeline Characterization
by: Malik, Arsalan Ali, et al.
Published: (2025)

eFPE: Design, Implementation, and Evaluation of a Lightweight Format-Preserving Encryption Algorithm for Embedded Systems
by: Hegde, Nishant Vasantkumar, et al.
Published: (2025)

SoK: Systematizing a Decade of Architectural RowHammer Defenses Through the Lens of Streaming Algorithms
by: Kim, Michael Jaemin, et al.
Published: (2025)

Putting the Context back into Memory
by: Roberts, David A.
Published: (2025)

A Limits Study of Memory-side Tiering Telemetry
by: Petrucci, Vinicius, et al.
Published: (2025)

CXLMemSim: A pure software simulated CXL.mem for performance characterization
by: Yang, Yiwei, et al.
Published: (2023)

CounterPoint: Using Hardware Event Counters to Refute and Refine Microarchitectural Assumptions (Extended Version)
by: Lindsay, Nick, et al.
Published: (2026)

Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review
by: Tong, Dong
Published: (2025)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
by: Choi, Wonseok, et al.
Published: (2025)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
by: Wi, Minbok, et al.
Published: (2025)

ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
by: Monfared, Saleh Khalaj, et al.
Published: (2025)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
by: Elahi, Mehdi, et al.
Published: (2025)

DNA-HHE: Dual-mode Near-network Accelerator for Hybrid Homomorphic Encryption on the Edge
by: Zhao, Yifan, et al.
Published: (2025)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
by: Huang, Zhengwu, et al.
Published: (2025)