Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration

Documenti analoghi

• SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
  di: Scheffler, Paul, et al.
  Pubblicazione: (2024)
• Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
  di: Colagrande, Luca, et al.
  Pubblicazione: (2025)
• Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
  di: Colagrande, Luca, et al.
  Pubblicazione: (2026)
• A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
  di: Colagrande, Luca, et al.
  Pubblicazione: (2025)
• Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
  di: Colagrande, Luca, et al.
  Pubblicazione: (2025)