Scaling Probabilistic Circuits via Monarch Matrices

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Zhang, Honghua, Dang, Meihua, Wang, Benjie, Ermon, Stefano, Peng, Nanyun, Broeck, Guy Van den
Format: Preprint
Published: 2025
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866909649142284288
author Zhang, Honghua
Dang, Meihua
Wang, Benjie
Ermon, Stefano
Peng, Nanyun
Broeck, Guy Van den
author_facet Zhang, Honghua
Dang, Meihua
Wang, Benjie
Ermon, Stefano
Peng, Nanyun
Broeck, Guy Van den
contents Probabilistic Circuits (PCs) are tractable representations of probability distributions allowing for exact and efficient computation of likelihoods and marginals. Recent advancements have improved the scalability of PCs either by leveraging their sparse properties or through the use of tensorized operations for better hardware utilization. However, no existing method fully exploits both aspects simultaneously. In this paper, we propose a novel sparse and structured parameterization for the sum blocks in PCs. By replacing dense matrices with sparse Monarch matrices, we significantly reduce the memory and computation costs, enabling unprecedented scaling of PCs. From a theory perspective, our construction arises naturally from circuit multiplication; from a practical perspective, compared to previous efforts on scaling up tractable probabilistic models, our approach not only achieves state-of-the-art generative modeling performance on challenging benchmarks like Text8, LM1B and ImageNet, but also demonstrates superior scaling behavior, achieving the same performance with substantially less compute as measured by the number of floating-point operations (FLOPs) during training.
format Preprint
id arxiv_https___arxiv_org_abs_2506_12383
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle Scaling Probabilistic Circuits via Monarch Matrices
Zhang, Honghua
Dang, Meihua
Wang, Benjie
Ermon, Stefano
Peng, Nanyun
Broeck, Guy Van den
Machine Learning
Probabilistic Circuits (PCs) are tractable representations of probability distributions allowing for exact and efficient computation of likelihoods and marginals. Recent advancements have improved the scalability of PCs either by leveraging their sparse properties or through the use of tensorized operations for better hardware utilization. However, no existing method fully exploits both aspects simultaneously. In this paper, we propose a novel sparse and structured parameterization for the sum blocks in PCs. By replacing dense matrices with sparse Monarch matrices, we significantly reduce the memory and computation costs, enabling unprecedented scaling of PCs. From a theory perspective, our construction arises naturally from circuit multiplication; from a practical perspective, compared to previous efforts on scaling up tractable probabilistic models, our approach not only achieves state-of-the-art generative modeling performance on challenging benchmarks like Text8, LM1B and ImageNet, but also demonstrates superior scaling behavior, achieving the same performance with substantially less compute as measured by the number of floating-point operations (FLOPs) during training.
title Scaling Probabilistic Circuits via Monarch Matrices
topic Machine Learning
url https://arxiv.org/abs/2506.12383