Imagen de Portada

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Yu, Zhongzhi, Liu, Mingjie, Zimmer, Michael, Lin, Yingyan Celine, Liu, Yong, Ren, Haoxing
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
por: Deng, Chenhui, et al.
Publicado: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
por: Tsai, Yun-Da, et al.
Publicado: (2023)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
por: Liu, Mingjie, et al.
Publicado: (2024)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
por: Deng, Chenhui, et al.
Publicado: (2026)

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
por: Chang, Chen-Chia, et al.
Publicado: (2024)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
por: Pinckney, Nathaniel, et al.
Publicado: (2024)

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
por: Pinckney, Nathaniel, et al.
Publicado: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
por: Zhao, Yujie, et al.
Publicado: (2024)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
por: Zhang, Yongan, et al.
Publicado: (2024)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
por: Kang, Minwoo, et al.
Publicado: (2024)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
por: Liu, Shang, et al.
Publicado: (2025)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
por: Ho, Chia-Tung, et al.
Publicado: (2025)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
por: Chang, Fu-Chieh, et al.
Publicado: (2026)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
por: Zhao, Yujie, et al.
Publicado: (2025)

Automated Multi-Agent Workflows for RTL Design
por: Bhattaram, Amulya, et al.
Publicado: (2025)

GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
por: Fu, Yonggan, et al.
Publicado: (2023)

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC
por: Yu, Cunxi, et al.
Publicado: (2026)

Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization
por: Wu, Fenghua, et al.
Publicado: (2025)

RTL++: Graph-enhanced LLM for RTL Code Generation
por: Akyash, Mohammad, et al.
Publicado: (2025)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
por: Li, Mengming, et al.
Publicado: (2024)

Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs
por: Lowe, Sean, et al.
Publicado: (2026)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
por: Purini, Suresh, et al.
Publicado: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
por: Zhang, Jiazheng, et al.
Publicado: (2025)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
por: Yin, Shuo, et al.
Publicado: (2026)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Yan, Zhiyuan, et al.
Publicado: (2024)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
por: Emami, Mahyar, et al.
Publicado: (2023)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Fang, Wenji, et al.
Publicado: (2024)

Assessing Large Language Models in Generating RTL Design Specifications
por: Huang, Hung-Ming, et al.
Publicado: (2025)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
por: Ye, Junhao, et al.
Publicado: (2026)

GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
por: Kochar, Dimple Vijay, et al.
Publicado: (2026)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
por: Ho, Chia-Tung, et al.
Publicado: (2024)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
por: Krupp, Lukas, et al.
Publicado: (2026)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
por: Hu, Yuchen, et al.
Publicado: (2024)

RT-NeRF: Real-Time On-Device Neural Radiance Fields Towards Immersive AR/VR Rendering
por: Li, Chaojian, et al.
Publicado: (2022)

SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation
por: Rezakhani, Mahshid, et al.
Publicado: (2026)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
por: Liu, Jiale, et al.
Publicado: (2026)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
por: Tsai, Pei-Huan, et al.
Publicado: (2026)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
por: Qi, Haomin, et al.
Publicado: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
por: Chao, Zhiteng, et al.
Publicado: (2025)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
por: Bai, Yunsheng, et al.
Publicado: (2025)