Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification

Ähnliche Einträge

• Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
  von: Pinckney, Nathaniel, et al.
  Veröffentlicht: (2024)
• ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
  von: Deng, Chenhui, et al.
  Veröffentlicht: (2026)
• Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
  von: Ho, Chia-Tung, et al.
  Veröffentlicht: (2025)
• CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
  von: Liu, Mingjie, et al.
  Veröffentlicht: (2024)
• GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
  von: Kochar, Dimple Vijay, et al.
  Veröffentlicht: (2026)