Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification

Documenti analoghi

• Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
  di: Pinckney, Nathaniel, et al.
  Pubblicazione: (2024)
• ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
  di: Deng, Chenhui, et al.
  Pubblicazione: (2026)
• Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
  di: Ho, Chia-Tung, et al.
  Pubblicazione: (2025)
• CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
  di: Liu, Mingjie, et al.
  Pubblicazione: (2024)
• GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
  di: Kochar, Dimple Vijay, et al.
  Pubblicazione: (2026)