Imagen de Portada

Optimization of bi-directional gated loop cell based on multi-head attention mechanism for SSD health state classification model

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Wen, Zhizhao, Zhang, Ruoxin, Wang, Chao
Formato:	Preprint
Publicado:	2025
Materias:	Machine Learning Artificial Intelligence Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Pre-gated MoE: An Algorithm-System Co-Design for Fast and Scalable Mixture-of-Expert Inference
por: Hwang, Ranggi, et al.
Publicado: (2023)

Zero-Space Cost Fault Tolerance for Transformer-based Language Models on ReRAM
por: Li, Bingbing, et al.
Publicado: (2024)

ElasticAI: Creating and Deploying Energy-Efficient Deep Learning Accelerator for Pervasive Computing
por: Qian, Chao, et al.
Publicado: (2024)

APT-LLM: Exploiting Arbitrary-Precision Tensor Core Computing for LLM Acceleration
por: Ma, Shaobo, et al.
Publicado: (2025)

Efficient Arbitrary Precision Acceleration for Large Language Models on GPU Tensor Cores
por: Ma, Shaobo, et al.
Publicado: (2024)

LEGO: Spatial Accelerator Generation and Optimization for Tensor Applications
por: Lin, Yujun, et al.
Publicado: (2025)

Multimodal Chip Physical Design Engineer Assistant
por: Tsai, Yun-Da, et al.
Publicado: (2025)

LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation
por: Chen, Guojin, et al.
Publicado: (2024)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
por: Gao, Peng, et al.
Publicado: (2024)

MINIMALIST: switched-capacitor circuits for efficient in-memory computation of gated recurrent units
por: Billaudelle, Sebastian, et al.
Publicado: (2025)

PrefixGPT: Prefix Adder Optimization by a Generative Pre-trained Transformer
por: Ding, Ruogu, et al.
Publicado: (2025)

Hybrid JIT-CUDA Graph Optimization for Low-Latency Large Language Model Inference
por: Yadav, Divakar Kumar, et al.
Publicado: (2026)

GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
por: Abi-Karam, Stefan, et al.
Publicado: (2023)

Multi-objective Optimization in CPU Design Space Exploration: Attention is All You Need
por: Xue, Runzhen, et al.
Publicado: (2024)

Anda: Unlocking Efficient LLM Inference with a Variable-Length Grouped Activation Data Format
por: Fang, Chao, et al.
Publicado: (2024)

Dynamic Co-Optimization Compiler: Leveraging Multi-Agent Reinforcement Learning for Enhanced DNN Accelerator Performance
por: Fayyazi, Arya, et al.
Publicado: (2024)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
por: Sun, Bin, et al.
Publicado: (2025)

Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?
por: Bhandwaldar, Abhishek, et al.
Publicado: (2026)

Efficient Calibration for RRAM-based In-Memory Computing using DoRA
por: Dong, Weirong, et al.
Publicado: (2025)

PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
por: Lou, Binglei, et al.
Publicado: (2024)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
por: Chang, Chen-Chia, et al.
Publicado: (2024)

Self-Attention to Operator Learning-based 3D-IC Thermal Simulation
por: Huang, Zhen, et al.
Publicado: (2025)

Time-Series Forecasting and Sequence Learning Using Memristor-based Reservoir System
por: Zyarah, Abdullah M., et al.
Publicado: (2024)

Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization
por: Lou, Binglei, et al.
Publicado: (2026)

SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks
por: Lou, Binglei, et al.
Publicado: (2025)

'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators
por: Han, Ruichi, et al.
Publicado: (2026)

DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design
por: Wu, Bing-Yue, et al.
Publicado: (2025)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
por: Tang, Jinwei, et al.
Publicado: (2024)

fSEAD: a Composable FPGA-based Streaming Ensemble Anomaly Detection Library
por: Lou, Binglei, et al.
Publicado: (2024)

FlowPlace: Flow Matching for Chip Placement
por: Xie, Peng, et al.
Publicado: (2026)

SmartQuant: CXL-based AI Model Store in Support of Runtime Configurable Weight Quantization
por: Xie, Rui, et al.
Publicado: (2024)

TRINE: A Token-Aware, Runtime-Adaptive FPGA Inference Engine for Multimodal AI
por: Oh, Hyunwoo, et al.
Publicado: (2026)

LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference
por: Xie, Yanyue, et al.
Publicado: (2024)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
por: DeLorenzo, Matthew, et al.
Publicado: (2024)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
por: Calzada, Paul E., et al.
Publicado: (2025)

NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators
por: Qin, Yifan, et al.
Publicado: (2023)

AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
por: Ahmadzadeh, Mohsen, et al.
Publicado: (2025)

HDReason: Algorithm-Hardware Codesign for Hyperdimensional Knowledge Graph Reasoning
por: Chen, Hanning, et al.
Publicado: (2024)

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
por: Chang, Kaiyan, et al.
Publicado: (2024)

Precision-Scalable Microscaling Datapaths with Optimized Reduction Tree for Efficient NPU Integration
por: Cuyckens, Stef, et al.
Publicado: (2025)