Image de couverture de livre

Bias Variation Compensation in Perimeter-Gated SPAD TRNGs

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Sajal, Md Sakibur, Guthrie, Hunter, Dandin, Marc
Format:	Preprint
Publié:	2025
Sujets:	Instrumentation and Detectors Hardware Architecture Cryptography and Security Computer Vision and Pattern Recognition
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Dynamic Watermark Generation for Digital Images using Perimeter Gated SPAD Imager PUFs
par: Sajal, Md Sakibur, et autres
Publié: (2025)

Hardware acceleration for ultra-fast Neural Network training on FPGA for MRF map reconstruction
par: Ricchi, Mattia, et autres
Publié: (2025)

Privatar: Scalable Privacy-preserving Multi-user VR via Secure Offloading
par: Tong, Jianming, et autres
Publié: (2026)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
par: Gomi, Yuibi, et autres
Publié: (2025)

Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis
par: Devadze, Sergei, et autres
Publié: (2024)

zkPHIRE: A Programmable Accelerator for ZKPs over HIgh-degRee, Expressive Gates
par: Daftardar, Alhad, et autres
Publié: (2025)

Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
par: Olgun, Ataberk, et autres
Publié: (2025)

SpyHammer: Understanding and Exploiting RowHammer under Fine-Grained Temperature Variations
par: Orosa, Lois, et autres
Publié: (2022)

Scalable FPGA Framework for Real-Time Denoising in High-Throughput Imaging: A DRAM-Optimized Pipeline using High-Level Synthesis
par: Liao, Weichien
Publié: (2025)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
par: Yağlıkçı, Abdullah Giray, et autres
Publié: (2024)

Delay Time Characterization on FPGA: A Low Nonlinearity, Picosecond Resolution Time-to-Digital Converter on 16-nm FPGA using Bin Sequence Calibration
par: Park, Sunwoo, et autres
Publié: (2025)

HEEPidermis: a versatile SoC for BioZ recording
par: Sapriza, Juan, et autres
Publié: (2025)

LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics
par: Que, Zhiqiang, et autres
Publié: (2022)

Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
par: Gonski, Julia, et autres
Publié: (2024)

Probabilistic approximate optimization using single-photon avalanche diode arrays
par: Alswaidan, Ziyad, et autres
Publié: (2026)

Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review
par: Tong, Dong
Publié: (2025)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
par: Choi, Wonseok, et autres
Publié: (2025)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
par: Wi, Minbok, et autres
Publié: (2025)

ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
par: Monfared, Saleh Khalaj, et autres
Publié: (2025)

Honest to a Fault: Root-Causing Fault Attacks with Pre-Silicon RISC Pipeline Characterization
par: Malik, Arsalan Ali, et autres
Publié: (2025)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
par: Elahi, Mehdi, et autres
Publié: (2025)

DNA-HHE: Dual-mode Near-network Accelerator for Hybrid Homomorphic Encryption on the Edge
par: Zhao, Yifan, et autres
Publié: (2025)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
par: Huang, Zhengwu, et autres
Publié: (2025)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
par: Swaroopa, Sneha, et autres
Publié: (2025)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
par: Fu, Bo, et autres
Publié: (2025)

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
par: Zhou, Zhe, et autres
Publié: (2025)

Targeted Wearout Attacks in Microprocessor Cores
par: Mashburn, Joshua, et autres
Publié: (2025)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
par: Canpolat, Oğuzhan, et autres
Publié: (2025)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
par: Guo, Yitong, et autres
Publié: (2025)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
par: Raj, Kshitij, et autres
Publié: (2025)

Design high-confidence computers using trusted instructional set architecture and emulators
par: Wang, Shuangbao Paul
Publié: (2025)

ALLMod: Exploring $\underline{\mathbf{A}}$rea-Efficiency of $\underline{\mathbf{L}}$UT-based $\underline{\mathbf{L}}$arge Number $\underline{\mathbf{Mod}}$ular Reduction via Hybrid Workloads
par: Liu, Fangxin, et autres
Publié: (2025)

CipherGuard: Compiler-aided Mitigation against Ciphertext Side-channel Attacks
par: Jiang, Ke, et autres
Publié: (2025)

IVE: An Accelerator for Single-Server Private Information Retrieval Using Versatile Processing Elements
par: Kim, Sangpyo, et autres
Publié: (2025)

A Near-Cache Architectural Framework for Cryptographic Computing
par: Zhang, Jingyao, et autres
Publié: (2025)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
par: Bostancı, F. Nisa, et autres
Publié: (2025)

Modern Hardware Security: A Review of Attacks and Countermeasures
par: Mishra, Jyotiprakash, et autres
Publié: (2025)

RogueRFM: Attacking Refresh Management for Covert-Channel and Denial-of-Service
par: Taneja, Hritvik, et autres
Publié: (2025)

OpenGL GPU-Based Rowhammer Attack (Work in Progress)
par: Plin, Antoine, et autres
Publié: (2025)

CryptoSRAM: Enabling High-Throughput Cryptography on MCUs via In-SRAM Computing
par: Zhang, Jingyao, et autres
Publié: (2025)