:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Sajal, Md Sakibur, Guthrie, Hunter, Dandin, Marc
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Instrumentation and Detectors Hardware Architecture Cryptography and Security Computer Vision and Pattern Recognition
Accesso online:	https://arxiv.org/abs/2506.15888
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Dynamic Watermark Generation for Digital Images using Perimeter Gated SPAD Imager PUFs
di: Sajal, Md Sakibur, et al.
Pubblicazione: (2025)

Hardware acceleration for ultra-fast Neural Network training on FPGA for MRF map reconstruction
di: Ricchi, Mattia, et al.
Pubblicazione: (2025)

Privatar: Scalable Privacy-preserving Multi-user VR via Secure Offloading
di: Tong, Jianming, et al.
Pubblicazione: (2026)

A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
di: Gomi, Yuibi, et al.
Pubblicazione: (2025)

Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis
di: Devadze, Sergei, et al.
Pubblicazione: (2024)

Scalable FPGA Framework for Real-Time Denoising in High-Throughput Imaging: A DRAM-Optimized Pipeline using High-Level Synthesis
di: Liao, Weichien
Pubblicazione: (2025)

zkPHIRE: A Programmable Accelerator for ZKPs over HIgh-degRee, Expressive Gates
di: Daftardar, Alhad, et al.
Pubblicazione: (2025)

Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
di: Olgun, Ataberk, et al.
Pubblicazione: (2025)

Delay Time Characterization on FPGA: A Low Nonlinearity, Picosecond Resolution Time-to-Digital Converter on 16-nm FPGA using Bin Sequence Calibration
di: Park, Sunwoo, et al.
Pubblicazione: (2025)

HEEPidermis: a versatile SoC for BioZ recording
di: Sapriza, Juan, et al.
Pubblicazione: (2025)

LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics
di: Que, Zhiqiang, et al.
Pubblicazione: (2022)

Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
di: Gonski, Julia, et al.
Pubblicazione: (2024)

Probabilistic approximate optimization using single-photon avalanche diode arrays
di: Alswaidan, Ziyad, et al.
Pubblicazione: (2026)

SpyHammer: Understanding and Exploiting RowHammer under Fine-Grained Temperature Variations
di: Orosa, Lois, et al.
Pubblicazione: (2022)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
di: Yağlıkçı, Abdullah Giray, et al.
Pubblicazione: (2024)

VERTECS: A COTS-based payload interface board to enable next generation astronomical imaging payloads
di: Fielding, Ezra, et al.
Pubblicazione: (2024)

TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates
di: Sahruri, Abdullah, et al.
Pubblicazione: (2025)

aLEAKator: HDL Mixed-Domain Simulation for Masked Hardware \& Software Formal Verification
di: Amiot, Noé, et al.
Pubblicazione: (2025)

wa-hls4ml: A Benchmark and Surrogate Models for hls4ml Resource and Latency Estimation
di: Hawks, Benjamin, et al.
Pubblicazione: (2025)

Low latency optical-based mode tracking with machine learning deployed on FPGAs on a tokamak
di: Wei, Yumou, et al.
Pubblicazione: (2023)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
di: Rogenmoser, Michael, et al.
Pubblicazione: (2024)

Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
di: Malagon, Daniel, et al.
Pubblicazione: (2024)

Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review
di: Tong, Dong
Pubblicazione: (2025)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
di: Choi, Wonseok, et al.
Pubblicazione: (2025)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
di: Wi, Minbok, et al.
Pubblicazione: (2025)

ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
di: Monfared, Saleh Khalaj, et al.
Pubblicazione: (2025)

Honest to a Fault: Root-Causing Fault Attacks with Pre-Silicon RISC Pipeline Characterization
di: Malik, Arsalan Ali, et al.
Pubblicazione: (2025)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
di: Elahi, Mehdi, et al.
Pubblicazione: (2025)

DNA-HHE: Dual-mode Near-network Accelerator for Hybrid Homomorphic Encryption on the Edge
di: Zhao, Yifan, et al.
Pubblicazione: (2025)

Cost-Effective Optimization and Implementation of the CRT-Paillier Decryption Algorithm for Enhanced Performance
di: Huang, Zhengwu, et al.
Pubblicazione: (2025)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
di: Swaroopa, Sneha, et al.
Pubblicazione: (2025)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
di: Fu, Bo, et al.
Pubblicazione: (2025)

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
di: Zhou, Zhe, et al.
Pubblicazione: (2025)

Targeted Wearout Attacks in Microprocessor Cores
di: Mashburn, Joshua, et al.
Pubblicazione: (2025)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
di: Canpolat, Oğuzhan, et al.
Pubblicazione: (2025)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
di: Guo, Yitong, et al.
Pubblicazione: (2025)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
di: Raj, Kshitij, et al.
Pubblicazione: (2025)

Design high-confidence computers using trusted instructional set architecture and emulators
di: Wang, Shuangbao Paul
Pubblicazione: (2025)

ALLMod: Exploring $\underline{\mathbf{A}}$rea-Efficiency of $\underline{\mathbf{L}}$UT-based $\underline{\mathbf{L}}$arge Number $\underline{\mathbf{Mod}}$ular Reduction via Hybrid Workloads
di: Liu, Fangxin, et al.
Pubblicazione: (2025)

CipherGuard: Compiler-aided Mitigation against Ciphertext Side-channel Attacks
di: Jiang, Ke, et al.
Pubblicazione: (2025)