Cover Image

Sudoku: Decomposing DRAM Address Mapping into Component Functions

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Wi, Minbok, Baek, Seungmin, Park, Seonyong, Erez, Mattan, Ahn, Jung Ho
Format:	Preprint
Published:	2025
Subjects:	Cryptography and Security Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
by: Nam, Hwayong, et al.
Published: (2024)

PVAC: A RowHammer Mitigation Architecture Exploiting Per-victim-row Counting
by: Kim, Jumin, et al.
Published: (2026)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
by: Kim, Jumin, et al.
Published: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
by: Jeon, Yeonsoo, et al.
Published: (2025)

SoK: Systematizing a Decade of Architectural RowHammer Defenses Through the Lens of Streaming Algorithms
by: Kim, Michael Jaemin, et al.
Published: (2025)

DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
by: Zhou, Ranyang, et al.
Published: (2024)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
by: Hassan, Hasan, et al.
Published: (2022)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
by: Yuksel, Ismail Emir, et al.
Published: (2025)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
by: Olgun, Ataberk, et al.
Published: (2022)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
by: Yağlıkçı, Abdullah Giray
Published: (2024)

RowPress Vulnerability in Modern DRAM Chips
by: Luo, Haocong, et al.
Published: (2024)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
by: Choi, Wonseok, et al.
Published: (2025)

IVE: An Accelerator for Single-Server Private Information Retrieval Using Versatile Processing Elements
by: Kim, Sangpyo, et al.
Published: (2025)

Securing DRAM at Scale: ARFM-Driven Row Hammer Defense with Unveiling the Threat of Short tRC Patterns
by: Joo, Nogeun, et al.
Published: (2025)

CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure
by: Kim, Sangpyo, et al.
Published: (2023)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
by: Qureshi, Moinuddin, et al.
Published: (2024)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
by: Luo, Haocong, et al.
Published: (2023)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
by: Canpolat, Oğuzhan, et al.
Published: (2025)

Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
by: Olgun, Ataberk, et al.
Published: (2025)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
by: Canpolat, Oğuzhan, et al.
Published: (2024)

Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
by: Luo, Haocong, et al.
Published: (2025)

An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
by: Luo, Haocong, et al.
Published: (2024)

DSAC: Low-Cost RowHammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm
by: Hong, Seungki, et al.
Published: (2023)

GPIR: Enabling Practical Private Information Retrieval with GPUs
by: Ji, Hyesung, et al.
Published: (2026)

ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
by: Yüksel, İsmail Emir, et al.
Published: (2025)

ImPress: Securing DRAM Against Data-Disturbance Errors via Implicit Row-Press Mitigation
by: Qureshi, Moinuddin, et al.
Published: (2024)

DiscoRD: An Experimental Methodology for Quickly Discovering the Reliable Read Disturbance Threshold of Real DRAM Chips
by: Olgun, Ataberk, et al.
Published: (2026)

Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
by: Olgun, Ataberk, et al.
Published: (2023)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
by: Yağlıkçı, Abdullah Giray, et al.
Published: (2024)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
by: Tuğrul, Yahya Can, et al.
Published: (2025)

Logistic Map Pseudo Random Number Generator in FPGA
by: Calderon, Mateo Jalen Andrew, et al.
Published: (2024)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
by: Guo, Yitong, et al.
Published: (2025)

In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
by: Yuksel, Ismail Emir, et al.
Published: (2025)

Gotta Hash 'Em All! Speeding Up Hash Functions for Zero-Knowledge Proof Applications
by: Sheybani, Nojan, et al.
Published: (2025)

A New Tool to Find Lightweight (And, Xor) Implementations of Quadratic Vectorial Boolean Functions up to Dimension 9
by: Bolzer, Marie, et al.
Published: (2026)

Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
by: Barcarolo, Nicola, et al.
Published: (2026)

Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review
by: Tong, Dong
Published: (2025)

ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
by: Monfared, Saleh Khalaj, et al.
Published: (2025)

Honest to a Fault: Root-Causing Fault Attacks with Pre-Silicon RISC Pipeline Characterization
by: Malik, Arsalan Ali, et al.
Published: (2025)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
by: Elahi, Mehdi, et al.
Published: (2025)