SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
Fuente:
arXiv
Saved in:
| Main Authors: | Versluis, Manno, Wu, Yizhuo, Gao, Chang |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
by: Wang, Huizheng, et al.
Published: (2025)
by: Wang, Huizheng, et al.
Published: (2025)
TCN-DPD: Parameter-Efficient Temporal Convolutional Networks for Wideband Digital Predistortion
by: Duan, Huanqiang, et al.
Published: (2025)
by: Duan, Huanqiang, et al.
Published: (2025)
Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
by: Wang, Huizheng, et al.
Published: (2025)
by: Wang, Huizheng, et al.
Published: (2025)
Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
by: Gong, Pingzhu, et al.
Published: (2024)
by: Gong, Pingzhu, et al.
Published: (2024)
Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
by: Jonckers, Naïn, et al.
Published: (2024)
by: Jonckers, Naïn, et al.
Published: (2024)
A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
by: Ray, Yudhajit, et al.
Published: (2024)
by: Ray, Yudhajit, et al.
Published: (2024)
DPD-NeuralEngine: A 22-nm 6.6-TOPS/W/mm$^2$ Recurrent Neural Network Accelerator for Wideband Power Amplifier Digital Pre-Distortion
by: Li, Ang, et al.
Published: (2024)
by: Li, Ang, et al.
Published: (2024)
Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
by: Darvishi, Mostafa
Published: (2025)
by: Darvishi, Mostafa
Published: (2025)
Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
by: Darvishi, Mostafa
Published: (2025)
by: Darvishi, Mostafa
Published: (2025)
ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
by: Bhattacharjee, Soumyo, et al.
Published: (2025)
by: Bhattacharjee, Soumyo, et al.
Published: (2025)
A Quantitative Evaluation of Approximate Softmax Functions for Deep Neural Networks
by: Leiva-Valverde, Anthony, et al.
Published: (2025)
by: Leiva-Valverde, Anthony, et al.
Published: (2025)
Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
by: Bhattacharjya, Rajat, et al.
Published: (2023)
by: Bhattacharjya, Rajat, et al.
Published: (2023)
ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
by: Sun, Ruiqi, et al.
Published: (2024)
by: Sun, Ruiqi, et al.
Published: (2024)
Deep Learning-Driven Black-Box Doherty Power Amplifier with Pixelated Output Combiner and Extended Efficiency Range
by: Zhou, Han, et al.
Published: (2026)
by: Zhou, Han, et al.
Published: (2026)
A High-Throughput Hardware Accelerator for Lempel-Ziv 4 Compression Algorithm
by: Chen, Tao, et al.
Published: (2024)
by: Chen, Tao, et al.
Published: (2024)
FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
by: Liu, Mengxi, et al.
Published: (2023)
by: Liu, Mengxi, et al.
Published: (2023)
AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
by: Sahoo, Siva Satyendra, et al.
Published: (2023)
by: Sahoo, Siva Satyendra, et al.
Published: (2023)
Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
by: Taka, Endri, et al.
Published: (2025)
by: Taka, Endri, et al.
Published: (2025)
Lightator: An Optical Near-Sensor Accelerator with Compressive Acquisition Enabling Versatile Image Processing
by: Morsali, Mehrdad, et al.
Published: (2024)
by: Morsali, Mehrdad, et al.
Published: (2024)
Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)
by: Kavishwar, Mihir, et al.
Published: (2025)
A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
by: Yu, Jianyi, et al.
Published: (2025)
by: Yu, Jianyi, et al.
Published: (2025)
Bio-RV: Low-Power Resource-Efficient RISC-V Processor for Biomedical Applications
by: Sharma, Vijay Pratap, et al.
Published: (2026)
by: Sharma, Vijay Pratap, et al.
Published: (2026)
Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
by: Khorsandmanesh, Yasaman, et al.
Published: (2025)
by: Khorsandmanesh, Yasaman, et al.
Published: (2025)
FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs
by: Khandelwal, Shashwat, et al.
Published: (2025)
by: Khandelwal, Shashwat, et al.
Published: (2025)
MP-DPD: Low-Complexity Mixed-Precision Neural Networks for Energy-Efficient Digital Predistortion of Wideband Power Amplifiers
by: Wu, Yizhuo, et al.
Published: (2024)
by: Wu, Yizhuo, et al.
Published: (2024)
CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
by: Ney, Jonas, et al.
Published: (2024)
by: Ney, Jonas, et al.
Published: (2024)
Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
by: Choi, Sunjin, et al.
Published: (2024)
by: Choi, Sunjin, et al.
Published: (2024)
SpecPCM: A Low-power PCM-based In-Memory Computing Accelerator for Full-stack Mass Spectrometry Analysis
by: Fan, Keming, et al.
Published: (2024)
by: Fan, Keming, et al.
Published: (2024)
Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
by: Schilling, Ian Fischer, et al.
Published: (2024)
by: Schilling, Ian Fischer, et al.
Published: (2024)
A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)
by: Rasteh, Ali, et al.
Published: (2025)
A Low-Latency FFT-IFFT Cascade Architecture
by: Parhi, Keshab K.
Published: (2023)
by: Parhi, Keshab K.
Published: (2023)
A Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing
by: Jiang, Limin, et al.
Published: (2024)
by: Jiang, Limin, et al.
Published: (2024)
A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
by: Shin, Taeho, et al.
Published: (2022)
by: Shin, Taeho, et al.
Published: (2022)
Variable Point: A Number Format for Area- and Energy-Efficient Multiplication of High-Dynamic-Range Numbers
by: Mirfarshbafan, Seyed Hadi, et al.
Published: (2025)
by: Mirfarshbafan, Seyed Hadi, et al.
Published: (2025)
InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
by: Puluckul, Priyesh Pappinisseri, et al.
Published: (2024)
by: Puluckul, Priyesh Pappinisseri, et al.
Published: (2024)
Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
by: Sunny, Febin, et al.
Published: (2024)
by: Sunny, Febin, et al.
Published: (2024)
A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
by: Elmiger, Jonas, et al.
Published: (2025)
by: Elmiger, Jonas, et al.
Published: (2025)
A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
by: Nonaca, Darja, et al.
Published: (2025)
by: Nonaca, Darja, et al.
Published: (2025)
A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
by: Nonaca, Darja, et al.
Published: (2024)
by: Nonaca, Darja, et al.
Published: (2024)
A Jammer-Mitigating 267 Mb/s 3.78 mm$^2$ 583 mW 32$\times$8 Multi-User MIMO Receiver in 22FDX
by: Bucheli, Florian, et al.
Published: (2024)
by: Bucheli, Florian, et al.
Published: (2024)
Similar Items
-
PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
by: Wang, Huizheng, et al.
Published: (2025) -
TCN-DPD: Parameter-Efficient Temporal Convolutional Networks for Wideband Digital Predistortion
by: Duan, Huanqiang, et al.
Published: (2025) -
Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
by: Wang, Huizheng, et al.
Published: (2025) -
Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
by: Gong, Pingzhu, et al.
Published: (2024) -
Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
by: Jonckers, Naïn, et al.
Published: (2024)