Image de couverture de livre

MEDEA: A Design-Time Multi-Objective Manager for Energy-Efficient DNN Inference on Heterogeneous Ultra-Low Power Platforms

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Taji, Hossein, Miranda, José, Peón-Quirós, Miguel, Atienza, David
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture C.3; C.1.3
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Invited Paper: FEMU: An Open-Source and Configurable Emulation Framework for Prototyping TinyAI Heterogeneous Systems
par: Machetti, Simone, et autres
Publié: (2025)

Make LLM Inference Affordable to Everyone: Augmenting GPU Memory with NDP-DIMM
par: Liu, Lian, et autres
Publié: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
par: Machetti, Simone, et autres
Publié: (2024)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
par: Parameshwara, Arya
Publié: (2025)

A Scalable Architecture for Efficient Multi-bit Fully Homomorphic Encryption
par: Ma, Jiaao, et autres
Publié: (2025)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
par: Zhang, Yuhan, et autres
Publié: (2026)

MESC: Re-thinking Algorithmic Priority and/or Criticality Inversions for Heterogeneous MCSs
par: Guan, Jiapeng, et autres
Publié: (2024)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
par: Parameshwara, Arya, et autres
Publié: (2025)

AES-RV: Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT Security
par: Nguyen, Van Tinh, et autres
Publié: (2025)

LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference
par: Mo, Zhiwen, et autres
Publié: (2024)

EStacker: Explaining Battery-Less IoT System Performance with Energy Stacks
par: Liedtke, Lukas, et autres
Publié: (2025)

Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness
par: Jiang, Zhe, et autres
Publié: (2024)

HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
par: Suryadevara, Pranav
Publié: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
par: Machetti, Simone, et autres
Publié: (2025)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
par: Lebold, Denis, et autres
Publié: (2026)

TokenStack: A Heterogeneous HBM-PIM Architecture and Runtime for Efficient LLM Inference
par: Li, Zhuoran, et autres
Publié: (2026)

FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review
par: Jiang, Junye, et autres
Publié: (2025)

Architectural Isolation as a Timing Safety Primitive for Edge AI Medical Devices: Controlled Experimental Evidence on a Shared-Silicon Platform
par: Swami, Akul Mallayya
Publié: (2026)

Enabling full-speed random access to the entire memory on the A100 GPU
par: Walker, Alden
Publié: (2024)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
par: Aspros, Maxime Henri, et autres
Publié: (2025)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
par: Lee, Ming-Yen, et autres
Publié: (2025)

FlexiBit: Fully Flexible Precision Bit-parallel Accelerator Architecture for Arbitrary Mixed Precision AI
par: Tahmasebi, Faraz, et autres
Publié: (2024)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
par: Giorgi, Roberto
Publié: (2025)

ASTER: Attention-based Spiking Transformer Engine for Event-driven Reasoning
par: Das, Tamoghno, et autres
Publié: (2025)

SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts
par: Prabhakar, Raghu, et autres
Publié: (2024)

CLIPGen: A Chiplet Link IP Modeling and Generation Framework for 2.5D Architecture Exploration
par: Zhu, Zhengping, et autres
Publié: (2026)

Improved Prefetching Techniques for Linked Data Structures
par: Maruszewski, Nikola Vuk
Publié: (2025)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
par: Potocnik, Viviane, et autres
Publié: (2024)

A Per-Access Upper Bound for Shared-Resource Interference in Direct-Mapped Multicore Architectures
par: Pedroni, Felipe T.
Publié: (2026)

The Turbo-Charged Mapper: Fast and Optimal Mapping for Energy-efficient and Low-latency Accelerator Design
par: Gilbert, Michael, et autres
Publié: (2026)

Kernel Looping: Eliminating Synchronization Boundaries for Peak Inference Performance
par: Koeplinger, David, et autres
Publié: (2024)

GeneTEK: Low-power, high-performance and scalable FPGA architecture for exact unit-cost edit distance
par: Espinosa, Elena, et autres
Publié: (2025)

Noncontact Multi-Point Vital Sign Monitoring with mmWave MIMO Radar
par: Ren, Wei, et autres
Publié: (2024)

SISA: A Scale-In Systolic Array for GEMM Acceleration
par: Altamura, Luigi, et autres
Publié: (2026)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
par: Zhong, Ming, et autres
Publié: (2025)

C for a tiny system
par: Krause, Philipp Klaus, et autres
Publié: (2020)

A Customized Memory-aware Architecture for Biological Sequence Alignment
par: Akbari, Nasrin, et autres
Publié: (2025)

Ember: A Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures
par: Siracusa, Marco, et autres
Publié: (2025)

Benchmarking NIST-Standardised ML-KEM and ML-DSA on ARM Cortex-M0+: Performance, Memory, and Energy on the RP2040
par: Chhetri, Rojin
Publié: (2026)