Cover Image

Approximate Logic Synthesis Using BLASYS

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Ma, Jingxiao, Hashemi, Soheil, Reda, Sherief
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture B.6.1; B.2.4; B.8.2
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

LLM-based Behaviour Driven Development for Hardware Design
by: Drechsler, Rolf, et al.
Published: (2025)

Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
by: Caculo, Sriyash, et al.
Published: (2025)

SpChar: Characterizing the Sparse Puzzle via Decision Trees
by: Sgherzi, Francesco, et al.
Published: (2023)

Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
by: Hamdi, Mohamed Amine, et al.
Published: (2024)

Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
by: Arribas, Miguel Jiménez, et al.
Published: (2024)

ArchAgent: Agentic AI-driven Computer Architecture Discovery
by: Gupta, Raghav, et al.
Published: (2026)

CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
by: Waqar, Faaiq, et al.
Published: (2025)

EStacker: Explaining Battery-Less IoT System Performance with Energy Stacks
by: Liedtke, Lukas, et al.
Published: (2025)

Wattchmen: Watching the Wattchers -- High Fidelity, Flexible GPU Energy Modeling
by: Tran, Brandon, et al.
Published: (2026)

SPEC CPU: The Next Generation
by: Madhav, Mahesh, et al.
Published: (2026)

SR-NCL: an Area-/Energy-Efficient Resilient NCL Architecture Based on Selective Redundancy
by: Ziad, Hasnain A., et al.
Published: (2025)

da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
by: Sun, Chang, et al.
Published: (2025)

An Improved Template for Approximate Computing
by: Rezaalipour, Morteza, et al.
Published: (2025)

AxOCS: Scaling FPGA-based Approximate Operators using Configuration Supersampling
by: Sahoo, Siva Satyendra, et al.
Published: (2023)

An SMT Formalization of Mixed-Precision Matrix Multiplication: Modeling Three Generations of Tensor Cores
by: Valpey, Benjamin, et al.
Published: (2025)

NOVA: NoC-based Vector Unit for Mapping Attention Layers on a CNN Accelerator
by: Upadhyay, Mohit, et al.
Published: (2024)

LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference
by: Mo, Zhiwen, et al.
Published: (2024)

ALL-MASK: A Reconfigurable Logic Locking Method for Multicore Architecture with Sequential-Instruction-Oriented Key
by: Wang, Jianfeng, et al.
Published: (2022)

CEO-DC: Driving Decarbonization in HPC Data Centers with Actionable Insights
by: Álvarez, Rubén Rodríguez, et al.
Published: (2025)

Application-Driven Exascale: The JUPITER Benchmark Suite
by: Herten, Andreas, et al.
Published: (2024)

An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation
by: Qiu, Ruizhi, et al.
Published: (2025)

On Approximate 8-bit Floating-Point Operations Using Integer Operations
by: Lindberg, Theodor, et al.
Published: (2024)

A Hardware Accelerator for the Goemans-Williamson Algorithm
by: Herrera-Martí, D. A., et al.
Published: (2025)

Comprehensive Formal Verification of Observational Correctness for the CHERIoT-Ibex Processor
by: Ploix, Louis-Emile, et al.
Published: (2025)

ROSGuard: A Bandwidth Regulation Mechanism for ROS2-based Applications
by: Puente, Jon Altonaga, et al.
Published: (2025)

RowHammer Vulnerability Counter (RVC): Redefining RowHammer Detection with Victim-Centric Tracking
by: Jain, Lavi, et al.
Published: (2026)

Static Communication Analysis for Hardware Design
by: Rosendahl, Mads, et al.
Published: (2025)

An OpenSource CI/CD Pipeline for Variant-Rich Software-Defined Vehicles
by: Weiß, Matthias, et al.
Published: (2025)

Simulating Cloud Environments of Connected Vehicles for Anomaly Detection
by: Weiß, M., et al.
Published: (2024)

Reed-Muller Error-Correction Code Encoder for SFQ-to-CMOS Interface Circuits
by: Mustafa, Yerzhan, et al.
Published: (2026)

RedMulE-FT: A Reconfigurable Fault-Tolerant Matrix Multiplication Engine
by: Wiese, Philip, et al.
Published: (2025)

Dynamically Tunable Helical Antenna
by: Chien, Ethan, et al.
Published: (2025)

A Hardware-Based Multi-Stage Dynamic Power Management Architecture for Autonomous Low-Light Operation
by: Kouzinopoulos, Charalampos S., et al.
Published: (2026)

A Real-World Grasping-in-Clutter Performance Evaluation Benchmark for Robotic Food Waste Sorting
by: Thilakarathna, Moniesha, et al.
Published: (2026)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
by: Das, Debabrata, et al.
Published: (2026)

Lightweight Error-Correction Code Encoders in Superconducting Electronic Systems
by: Mustafa, Yerzhan, et al.
Published: (2025)

Photonic AI: A Hybrid Diffractive Holographic Neural System for Passive Optical Real-Time Image Classification
by: Hiremath, Prakul Sunil
Published: (2026)

ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration
by: Eryilmaz, Cagri
Published: (2026)

Design and Implementation of a Takum Arithmetic Hardware Codec
by: Hunhold, Laslo
Published: (2024)

EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits
by: Huang, Yilun, et al.
Published: (2026)