Skip to content
VuFind
  • Login
    • English
    • Deutsch
    • Español
    • Français
    • Italiano
Advanced
  • Cite this
  • Text this
  • Email this
  • Print
  • Export Record
    • Export to RefWorks
    • Export to EndNoteWeb
    • Export to EndNote
  • Save to List
  • Permanent link
Cover Image

Saved in:
Bibliographic Details
Main Authors: Sedukhin, Stanislav, Tomioka, Yoichi, Matsumoto, Kazuya, Okuyama, Yuichi
Format: Preprint
Published: 2025
Subjects:
Distributed, Parallel, and Cluster Computing
Artificial Intelligence
Hardware Architecture
Emerging Technologies
Signal Processing
C.1.4; C.3; F.2.1; G.1.3; G.4
Online Access:https://arxiv.org/abs/2506.22818
Tags: Add Tag
No Tags, Be the first to tag this record!
  • Holdings
  • Description
  • Table of Contents
  • Comments
  • Similar Items
  • Staff View
Description
Description not available.

Similar Items

  • FlexiBit: Fully Flexible Precision Bit-parallel Accelerator Architecture for Arbitrary Mixed Precision AI
    by: Tahmasebi, Faraz, et al.
    Published: (2024)
  • Optimizing Tensor Train Decomposition in DNNs for RISC-V Architectures Using Design Space Exploration and Compiler Optimizations
    by: Anthimopoulos, Theologos, et al.
    Published: (2026)
  • HYLU: Hybrid Parallel Sparse LU Factorization
    by: Chen, Xiaoming
    Published: (2025)
  • Toward a Universal GPU Instruction Set Architecture: A Cross-Vendor Analysis of Hardware-Invariant Computational Primitives in Parallel Processors
    by: Abraham, Ojima, et al.
    Published: (2026)
  • LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference
    by: Mo, Zhiwen, et al.
    Published: (2024)

Search Options

  • Search History
  • Advanced Search

Find More

  • Browse the Catalog
  • Browse Alphabetically
  • Explore Channels
  • Course Reserves
  • New Items

Need Help?

  • Search Tips
  • Ask a Librarian
  • FAQs