DiffCkt: A Diffusion Model-Based Hybrid Neural Network Framework for Automatic Transistor-Level Generation of Analog Circuits
Fuente:
arXiv
Saved in:
| Main Authors: | Liu, Chengjie, Li, Jiajia, Feng, Yabing, Huang, Wenhao, Chen, Weiyu, Du, Yuan, Yang, Jun, Du, Li |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction
by: Liu, Chengjie, et al.
Published: (2025)
by: Liu, Chengjie, et al.
Published: (2025)
AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting
by: Liu, Chengjie, et al.
Published: (2024)
by: Liu, Chengjie, et al.
Published: (2024)
AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026)
by: Kim, Seungmin, et al.
Published: (2026)
AnalogCoder: Analog Circuit Design via Training-Free Code Generation
by: Lai, Yao, et al.
Published: (2024)
by: Lai, Yao, et al.
Published: (2024)
Hybrid CMOS/Memristor Circuit Design Methodology
by: Maheshwari, Sachin, et al.
Published: (2020)
by: Maheshwari, Sachin, et al.
Published: (2020)
ATOMIC: Automatic Tool for Memristive IMPLY-based Circuit-level Simulation and Validation
by: Seiler, Fabian, et al.
Published: (2024)
by: Seiler, Fabian, et al.
Published: (2024)
Collision Aware Data Allocation In Multi-tube DNA Storage
by: Wei, Yixun, et al.
Published: (2024)
by: Wei, Yixun, et al.
Published: (2024)
QSeer: A Quantum-Inspired Graph Neural Network for Parameter Initialization in Quantum Approximate Optimization Algorithm Circuits
by: Jiang, Lei, et al.
Published: (2025)
by: Jiang, Lei, et al.
Published: (2025)
Versatile CMOS Analog LIF Neuron for Memristor-Integrated Neuromorphic Circuits
by: Garg, Nikhil, et al.
Published: (2024)
by: Garg, Nikhil, et al.
Published: (2024)
Modeling Closed-loop Analog Matrix Computing Circuits with Interconnect Resistance
by: Zhou, Mu, et al.
Published: (2025)
by: Zhou, Mu, et al.
Published: (2025)
Drop-Connect as a Fault-Tolerance Approach for RRAM-based Deep Neural Network Accelerators
by: Xiang, Mingyuan, et al.
Published: (2024)
by: Xiang, Mingyuan, et al.
Published: (2024)
Which Superconducting Qubit Model is Good Enough? From Effective Two-Level to Circuit-Based Hamiltonians for Pulse-Level Simulation
by: Larssen, Frej, et al.
Published: (2026)
by: Larssen, Frej, et al.
Published: (2026)
Robustness Verification of Binary Neural Networks: An Ising and Quantum-Inspired Framework
by: Singh, Rahul, et al.
Published: (2026)
by: Singh, Rahul, et al.
Published: (2026)
Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural Network Training and Inference
by: Gallo, Manuel Le, et al.
Published: (2023)
by: Gallo, Manuel Le, et al.
Published: (2023)
LionHeart: A Layer-based Mapping Framework for Heterogeneous Systems with Analog In-Memory Computing Tiles
by: Lammie, Corey, et al.
Published: (2024)
by: Lammie, Corey, et al.
Published: (2024)
Diff-GNSS: Diffusion-based Pseudorange Error Estimation
by: Zhu, Jiaqi, et al.
Published: (2025)
by: Zhu, Jiaqi, et al.
Published: (2025)
Nonvolatile Electrochemical Random-Access Memory Under Short Circuit
by: Kim, Diana, et al.
Published: (2022)
by: Kim, Diana, et al.
Published: (2022)
CNN‐Based Local Quantized Hybrid Precoding for Low Complexity and Overhead
by: Fulai Liu, et al.
Published: (2025)
by: Fulai Liu, et al.
Published: (2025)
VL-DNA: Enhance DNA Storage Capacity with Variable Payload (Strand) Lengths
by: Wei, Yixun, et al.
Published: (2024)
by: Wei, Yixun, et al.
Published: (2024)
Hybrid Deep Learning and Classification Framework for Automatic Traffic Inspection Classification Based on Image Detection
by: Qingning Chen, et al.
Published: (2026)
by: Qingning Chen, et al.
Published: (2026)
Structure-based Optical Logics Without Using Transistors
by: Lee, Jonghyeon, et al.
Published: (2020)
by: Lee, Jonghyeon, et al.
Published: (2020)
Evaluating System-Level Fidelity with Peaked Random Circuits
by: Brieger, Martin, et al.
Published: (2026)
by: Brieger, Martin, et al.
Published: (2026)
QoS ‐Driven Energy‐Efficient Clustering and Routing in Wireless Sensor Networks Using Hybrid ASBO and Multi‐Level Attention Dilated Residual Neural Network Approach
by: P. Vinoth Kumar, et al.
Published: (2026)
by: P. Vinoth Kumar, et al.
Published: (2026)
A Blueprint for Precise and Fault-Tolerant Analog Neural Networks
by: Demirkiran, Cansu, et al.
Published: (2023)
by: Demirkiran, Cansu, et al.
Published: (2023)
Design-Space Exploration of Distributed Neural Networks in Low-Power Wearable Nodes
by: Chowdhury, Meghna Roy, et al.
Published: (2025)
by: Chowdhury, Meghna Roy, et al.
Published: (2025)
QVecOpt: An Efficient Storage and Computing Opti-mization Framework for Large-scale Quantum State Simulation
by: Yu, Mingyang, et al.
Published: (2025)
by: Yu, Mingyang, et al.
Published: (2025)
QRCC: Evaluating Large Quantum Circuits on Small Quantum Computers through Integrated Qubit Reuse and Circuit Cutting
by: Pawar, Aditya, et al.
Published: (2023)
by: Pawar, Aditya, et al.
Published: (2023)
Dynamic Hypergraph Partitioning of Quantum Circuits with Hybrid Execution
by: Sweeney, Shane, et al.
Published: (2025)
by: Sweeney, Shane, et al.
Published: (2025)
Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024)
by: Andrulis, Tanner, et al.
Published: (2024)
CutVQA: Co-Designing Circuit Cutting and Architecture Search for Scaling Variational Quantum Algorithms
by: Wu, Jun, et al.
Published: (2025)
by: Wu, Jun, et al.
Published: (2025)
Fully Analog Resonant Recurrent Neural Network via Metacircuit
by: Zhou, Zixin, et al.
Published: (2026)
by: Zhou, Zixin, et al.
Published: (2026)
QUADRO: A Hybrid Quantum Optimization Framework for Drone Delivery
by: Holliday, James B., et al.
Published: (2025)
by: Holliday, James B., et al.
Published: (2025)
SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips
by: Song, Changxu, et al.
Published: (2025)
by: Song, Changxu, et al.
Published: (2025)
Improving the Accuracy of Analog-Based In-Memory Computing Accelerators Post-Training
by: Lammie, Corey, et al.
Published: (2024)
by: Lammie, Corey, et al.
Published: (2024)
An Efficient and Scalable Clocking Assignment Algorithm for Multi-Threaded Multi-Phase Single Flux Quantum Circuits
by: Aviles, Robert S., et al.
Published: (2024)
by: Aviles, Robert S., et al.
Published: (2024)
The Unlikely Hero: Nonideality in Analog Photonic Neural Networks as Built-in Defender Against Adversarial Attacks
by: Lu, Haotian, et al.
Published: (2024)
by: Lu, Haotian, et al.
Published: (2024)
Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)
by: Xu, Zhicheng, et al.
Published: (2025)
Accelerating NBTI Aging Evaluation via Physics-Aware Graph Attention Networks
by: Zheng, RenJie, et al.
Published: (2026)
by: Zheng, RenJie, et al.
Published: (2026)
Sneak Path Current Modeling in Memristor Crossbar Arrays for Analog In-Memory Computing
by: Riam, Shah Zayed, et al.
Published: (2025)
by: Riam, Shah Zayed, et al.
Published: (2025)
Graph Neural Networks for Vehicular Social Networks: Trends, Challenges, and Opportunities
by: Binshaflout, Elham, et al.
Published: (2025)
by: Binshaflout, Elham, et al.
Published: (2025)
Similar Items
-
A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction
by: Liu, Chengjie, et al.
Published: (2025) -
AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting
by: Liu, Chengjie, et al.
Published: (2024) -
AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026) -
AnalogCoder: Analog Circuit Design via Training-Free Code Generation
by: Lai, Yao, et al.
Published: (2024) -
Hybrid CMOS/Memristor Circuit Design Methodology
by: Maheshwari, Sachin, et al.
Published: (2020)