Copertina

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Xue, Chenhao, Li, Kezhi, Zhang, Jiaxing, Ren, Yi, Shi, Zhengyuan, Zhang, Chen, Lin, Yibo, Zhang, Lining, Xu, Qiang, Sun, Guangyu
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
di: Ren, Yi, et al.
Pubblicazione: (2025)

DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators
di: Xue, Chenhao, et al.
Pubblicazione: (2025)

Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
di: Ren, Yi, et al.
Pubblicazione: (2025)

CellE: Automated Standard Cell Library Extension via Equality Saturation
di: Ren, Yi, et al.
Pubblicazione: (2026)

RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System
di: Fu, Zizhuo, et al.
Pubblicazione: (2026)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale
di: Zheng, Ziyang, et al.
Pubblicazione: (2025)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
di: Zhu, Jingchen, et al.
Pubblicazione: (2024)

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
di: Shi, Zhengyuan, et al.
Pubblicazione: (2025)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
di: Zhang, Chenguang, et al.
Pubblicazione: (2024)

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
di: Khan, Sadaf, et al.
Pubblicazione: (2024)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
di: Xue, Chenhao, et al.
Pubblicazione: (2026)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
di: Češka, Milan, et al.
Pubblicazione: (2022)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
di: Li, Cong, et al.
Pubblicazione: (2026)

RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning
di: Cao, Weidong, et al.
Pubblicazione: (2024)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
di: Chen, Lei, et al.
Pubblicazione: (2024)

BDD2Seq: Enabling Scalable Reversible-Circuit Synthesis via Graph-to-Sequence Learning
di: Miao, Mingkai, et al.
Pubblicazione: (2025)

Combining Power and Arithmetic Optimization via Datapath Rewriting
di: Coward, Samuel, et al.
Pubblicazione: (2024)

From Circuits to SoC Processors: Arithmetic Approximation Techniques & Embedded Computing Methodologies for DSP Acceleration
di: Leon, Vasileios
Pubblicazione: (2023)

CircuitVAE: Efficient and Scalable Latent Circuit Optimization
di: Song, Jialin, et al.
Pubblicazione: (2024)

FPGA-based Emulation and Device-Side Management for CXL-based Memory Tiering Systems
di: Chen, Yiqi, et al.
Pubblicazione: (2025)

Dissecting Conditional Branch Predictors of Apple Firestorm and Qualcomm Oryon for Software Optimization and Architectural Analysis
di: Chen, Jiajie, et al.
Pubblicazione: (2024)

DeepRTL2: A Versatile Model for RTL-Related Tasks
di: Liu, Yi, et al.
Pubblicazione: (2025)

A Novel Extensible Simulation Framework for CXL-Enabled Systems
di: An, Yuda, et al.
Pubblicazione: (2024)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
di: Zhang, Yipu, et al.
Pubblicazione: (2025)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
di: Ghosh, Subhadip, et al.
Pubblicazione: (2026)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
di: Mallasén, David, et al.
Pubblicazione: (2025)

GAP-LA: GPU-Accelerated Performance-Driven Layer Assignment
di: Zhao, Chunyuan, et al.
Pubblicazione: (2025)

DSLR-CNN: Efficient CNN Acceleration using Digit-Serial Left-to-Right Arithmetic
di: Nisar, Malik Zohaib, et al.
Pubblicazione: (2025)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
di: Chen, Yibo, et al.
Pubblicazione: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
di: Chen, Chen, et al.
Pubblicazione: (2025)

A Hardware-Aware Gate Cutting Framework for Practical Quantum Circuit Knitting
di: Ren, Xiangyu, et al.
Pubblicazione: (2024)

Enabling Efficient Transaction Processing on CXL-Based Memory Sharing
di: Wang, Zhao, et al.
Pubblicazione: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
di: Zhu, Jiaying, et al.
Pubblicazione: (2026)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
di: Zhang, Qijun, et al.
Pubblicazione: (2024)

A Review of SRAM-based Compute-in-Memory Circuits
di: Yoshioka, Kentaro, et al.
Pubblicazione: (2024)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

Towards Efficient and Accurate Detection of On-Chip Fail-Slow Failures for Many-Core Accelerators
di: Wu, Junchi, et al.
Pubblicazione: (2025)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
di: Zhang, Haoyi, et al.
Pubblicazione: (2024)