Copertina

Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Xie, Rui, Haq, Asad Ul, Fang, Yunhua, Ma, Linsen, Sen, Sanchari, Venkataramani, Swagath, Liu, Liu, Zhang, Tong
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
di: Xie, Rui, et al.
Pubblicazione: (2025)

SmartQuant: CXL-based AI Model Store in Support of Runtime Configurable Weight Quantization
di: Xie, Rui, et al.
Pubblicazione: (2024)

Reimagining Memory Access for LLM Inference: Compression-Aware Memory Controller Design
di: Xie, Rui, et al.
Pubblicazione: (2025)

TRACE: Unlocking Effective CXL Bandwidth via Lossless Compression and Precision Scaling
di: Xie, Rui, et al.
Pubblicazione: (2025)

Accelerating LLM Inference via Dynamic KV Cache Placement in Heterogeneous Memory System
di: Fang, Yunhua, et al.
Pubblicazione: (2025)

An ECC-based Fault Tolerance Approach for DNNs
di: Raji, Mohsen, et al.
Pubblicazione: (2025)

Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection
di: Kim, Junhwan, et al.
Pubblicazione: (2026)

ROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2026)

Is Finer Better? The Limits of Microscaling Formats in Large Language Models
di: Fasoli, Andrea, et al.
Pubblicazione: (2026)

Commercial Evaluation of Zero-Skipping MAC Design for Bit Sparsity Exploitation in DL Inference
di: Nair, Harideep, et al.
Pubblicazione: (2024)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
di: Zhang, Xinmiao, et al.
Pubblicazione: (2024)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
di: Guo, Yitong, et al.
Pubblicazione: (2025)

In-Storage Domain-Specific Acceleration for Serverless Computing
di: Mahapatra, Rohan, et al.
Pubblicazione: (2023)

T-MAN: Enabling End-to-End Low-Bit LLM Inference on NPUs via Unified Table Lookup
di: Wei, Jianyu, et al.
Pubblicazione: (2025)

ITERA-LLM: Boosting Sub-8-Bit Large Language Model Inference via Iterative Tensor Decomposition
di: Zheng, Keran, et al.
Pubblicazione: (2025)

MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs
di: Ahmadilivani, Mohammad Hasan, et al.
Pubblicazione: (2026)

SliceMoE: Bit-Sliced Expert Caching under Miss-Rate Constraints for Efficient MoE Inference
di: Choi, Yuseon, et al.
Pubblicazione: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
di: Sharma, Animesh, et al.
Pubblicazione: (2024)

Efficient Message Passing Architecture for GCN Training on HBM-based FPGAs with Orthogonal Topology On-Chip Networks
di: Wu, Qizhe, et al.
Pubblicazione: (2024)

Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
di: Olgun, Ataberk, et al.
Pubblicazione: (2023)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
di: Masar, Filip, et al.
Pubblicazione: (2025)

BitROM: Weight Reload-Free CiROM Architecture Towards Billion-Parameter 1.58-bit LLM Inference
di: Zhang, Wenlun, et al.
Pubblicazione: (2025)

Five-Minute Rule 40 Years Later: A First-Principles Revisit for Modern Memory Hierarchy
di: Zhang, Tong, et al.
Pubblicazione: (2025)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
di: Scheffler, Paul, et al.
Pubblicazione: (2025)

Breaking the Tuning Barrier: Zero-Hyperparameters Yield Multi-Corner Analysis Via Learned Priors
di: Xing, Wei W., et al.
Pubblicazione: (2026)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Fang, Wenji, et al.
Pubblicazione: (2024)

TAPA-CS: Enabling Scalable Accelerator Design on Distributed HBM-FPGAs
di: Prakriya, Neha, et al.
Pubblicazione: (2023)

Flexible Bit-Truncation Memory for Approximate Applications on the Edge
di: Oswald, William, et al.
Pubblicazione: (2025)

No One-Size-Fits-All: A Workload-Driven Characterization of Bit-Parallel vs. Bit-Serial Data Layouts for Processing-using-Memory
di: Zhang, Jingyao, et al.
Pubblicazione: (2025)

The Immutable Tensor Architecture: A Pure Dataflow Approach for Secure, Energy-Efficient AI Inference
di: Li, Fang
Pubblicazione: (2025)

Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
di: Ruotolo, Lorenzo, et al.
Pubblicazione: (2025)

A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMs
di: Jang, Hongsun, et al.
Pubblicazione: (2025)

FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
di: Tong, Jianming, et al.
Pubblicazione: (2024)

Pragmatic Formal Verification Methodology for Clock Domain Crossing (CDC)
di: Kumar, Aman, et al.
Pubblicazione: (2024)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

DRIFT: Harnessing Inherent Fault Tolerance for Efficient and Reliable Diffusion Model Inference
di: Wen, Jinqi, et al.
Pubblicazione: (2026)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
di: Li, Mengming, et al.
Pubblicazione: (2024)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
di: Sauter, Philippe, et al.
Pubblicazione: (2026)