Imagen de Portada

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Gadde, Deepak Narayan, Radhakrishna, Keerthan Kopparam, Viswambharan, Vaisakh Naduvodi, Kumar, Aman, Lettnin, Djones, Kunz, Wolfgang, Simon, Sebastian
Formato:	Preprint
Publicado:	2025
Materias:	Artificial Intelligence Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

FuzzWiz -- Fuzzing Framework for Efficient Hardware Coverage
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verification
por: Viswambharan, Vaisakh Naduvodi, et al.
Publicado: (2026)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
por: Mohanty, Hansa, et al.
Publicado: (2025)

Improving Simulation Regression Efficiency using a Machine Learning-based Method in Design Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

Saarthi: The First AI Formal Verification Engineer
por: Kumar, Aman, et al.
Publicado: (2025)

Verifying Non-friendly Formal Verification Designs: Can We Start Earlier?
por: Olmos, Bryan, et al.
Publicado: (2024)

Towards Efficient Design Verification -- Constrained Random Verification using PyUVM
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

Saarthi for AGI: Towards Domain-Specific General Intelligence for Formal Verification
por: Kumar, Aman, et al.
Publicado: (2026)

Effective Design Verification -- Constrained Random with Python and Cocotb
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

Optimizing Coverage-Driven Verification Using Machine Learning and PyUVM: A Novel Approach
por: Kumari, Suruchi, et al.
Publicado: (2025)

Understanding Inference-Time Token Allocation and Coverage Limits in Agentic Hardware Verification
por: Patel, Vihaan, et al.
Publicado: (2026)

Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs
por: Lowe, Sean, et al.
Publicado: (2026)

Analogous Alignments: Digital "Formally" meets Analog
por: Mohanty, Hansa, et al.
Publicado: (2024)

QED: Scalable Verification of Hardware Memory Consistency
por: Ravi, Gokulan, et al.
Publicado: (2024)

Architect in the Loop Agentic Hardware Design and Verification
por: Mohammed, Mubarek
Publicado: (2025)

Efficient Stimuli Generation using Reinforcement Learning in Design Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
por: Zhong, Yang, et al.
Publicado: (2025)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
por: Zou, Qingyun, et al.
Publicado: (2025)

Design Environment of Quantization-Aware Edge AI Hardware for Few-Shot Learning
por: Kanda, R., et al.
Publicado: (2026)

FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators
por: Abarajithan, G, et al.
Publicado: (2026)

SVAgent: AI Agent for Hardware Security Verification Assertion
por: Guo, Rui, et al.
Publicado: (2025)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
por: Dhakad, Narendra Singh, et al.
Publicado: (2026)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
por: Ding, Hong, et al.
Publicado: (2025)

Bit-Width-Aware Design Environment for Few-Shot Learning on Edge AI Hardware
por: Kanda, R., et al.
Publicado: (2026)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
por: Ho, Chia-Tung, et al.
Publicado: (2025)

StruM: Structured Mixed Precision for Efficient Deep Learning Hardware Codesign
por: Wu, Michael, et al.
Publicado: (2025)

Sustainable Hardware Specialization
por: Dangi, Pranav, et al.
Publicado: (2024)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
por: Ma, Ruiyang, et al.
Publicado: (2025)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
por: Ramsauer, Ralf, et al.
Publicado: (2022)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Yan, Zhiyuan, et al.
Publicado: (2024)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
por: Huo, Juncheng, et al.
Publicado: (2025)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Fang, Wenji, et al.
Publicado: (2024)

elasticAI.explorer: Towards a Unified End-to-End Framework for Hardware-Aware Neural Architecture Search
por: Maman, Natalie, et al.
Publicado: (2026)

Is Agentic AI Ready for Real-World Hardware Engineering? A Deep Dive with Phoenix-bench
por: Zou, Qingyun, et al.
Publicado: (2026)

NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
por: Yang, Kaiyuan, et al.
Publicado: (2025)

DRCY: Agentic Hardware Design Reviews
por: Dumont, Kyle, et al.
Publicado: (2026)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
por: Kang, Minwoo, et al.
Publicado: (2024)

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
por: Ma, Ruiyang, et al.
Publicado: (2025)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
por: Müller, Mika Markus, et al.
Publicado: (2024)