ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
Fuente:
arXiv
Guardado en:
| Autores principales: | Peng, Zedong, Li, Zeju, Gao, Mingzhe, Xu, Qiang, Zhang, Chen, Zhao, Jieru |
|---|---|
| Formato: | Preprint |
| Publicado: |
2025
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs
por: Gao, Mingzhe, et al.
Publicado: (2024)
por: Gao, Mingzhe, et al.
Publicado: (2024)
HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
por: Abi-Karam, Stefan, et al.
Publicado: (2025)
por: Abi-Karam, Stefan, et al.
Publicado: (2025)
ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
por: Li, Runkai, et al.
Publicado: (2025)
por: Li, Runkai, et al.
Publicado: (2025)
AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
por: Gao, Mingzhe, et al.
Publicado: (2024)
por: Gao, Mingzhe, et al.
Publicado: (2024)
AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
por: Ahmed, Md Rubel, et al.
Publicado: (2024)
por: Ahmed, Md Rubel, et al.
Publicado: (2024)
Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)
Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation
por: Shi, Yunqi, et al.
Publicado: (2025)
por: Shi, Yunqi, et al.
Publicado: (2025)
HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
por: Zou, Qingyun, et al.
Publicado: (2025)
por: Zou, Qingyun, et al.
Publicado: (2025)
Are LLMs Any Good for High-Level Synthesis?
por: Liao, Yuchao, et al.
Publicado: (2024)
por: Liao, Yuchao, et al.
Publicado: (2024)
Efficient Task Transfer for HLS DSE
por: Ding, Zijian, et al.
Publicado: (2024)
por: Ding, Zijian, et al.
Publicado: (2024)
Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
por: Oztas, Ali Emre, et al.
Publicado: (2024)
por: Oztas, Ali Emre, et al.
Publicado: (2024)
DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
por: Metz, David, et al.
Publicado: (2026)
por: Metz, David, et al.
Publicado: (2026)
iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs
por: Li, Runkai, et al.
Publicado: (2025)
por: Li, Runkai, et al.
Publicado: (2025)
CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
por: Shi, Zhengyuan, et al.
Publicado: (2026)
por: Shi, Zhengyuan, et al.
Publicado: (2026)
ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
por: Shi, Zhengyuan, et al.
Publicado: (2025)
por: Shi, Zhengyuan, et al.
Publicado: (2025)
ForgeBench: A Machine Learning Benchmark Suite and Auto-Generation Framework for Next-Generation HLS Tools
por: Wanna, Andy, et al.
Publicado: (2025)
por: Wanna, Andy, et al.
Publicado: (2025)
FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
por: Zhang, Jiahao, et al.
Publicado: (2026)
por: Zhang, Jiahao, et al.
Publicado: (2026)
R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation based on Regions and State Edges
por: Metz, David, et al.
Publicado: (2024)
por: Metz, David, et al.
Publicado: (2024)
ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
por: Zhang, Qijun, et al.
Publicado: (2025)
por: Zhang, Qijun, et al.
Publicado: (2025)
ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
por: Xu, Ning, et al.
Publicado: (2024)
por: Xu, Ning, et al.
Publicado: (2024)
NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
por: Yang, Kaiyuan, et al.
Publicado: (2025)
por: Yang, Kaiyuan, et al.
Publicado: (2025)
An Open-Source HW-SW Co-Development Framework Enabling Efficient Multi-Accelerator Systems
por: Antonio, Ryan Albert, et al.
Publicado: (2025)
por: Antonio, Ryan Albert, et al.
Publicado: (2025)
Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
por: Shao, Minghao, et al.
Publicado: (2026)
por: Shao, Minghao, et al.
Publicado: (2026)
Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
por: Barocci, Michelangelo, et al.
Publicado: (2026)
por: Barocci, Michelangelo, et al.
Publicado: (2026)
Learning to Compare Hardware Designs for High-Level Synthesis
por: Bai, Yunsheng, et al.
Publicado: (2024)
por: Bai, Yunsheng, et al.
Publicado: (2024)
TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
por: Wang, Dengfeng, et al.
Publicado: (2023)
por: Wang, Dengfeng, et al.
Publicado: (2023)
Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis
por: Li, Weikai, et al.
Publicado: (2024)
por: Li, Weikai, et al.
Publicado: (2024)
LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
por: Zhong, Ruizhe, et al.
Publicado: (2023)
por: Zhong, Ruizhe, et al.
Publicado: (2023)
FractalCloud: A Fractal-Inspired Architecture for Efficient Large-Scale Point Cloud Processing
por: Fu, Yuzhe, et al.
Publicado: (2025)
por: Fu, Yuzhe, et al.
Publicado: (2025)
Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning
por: Liao, Yuchao, et al.
Publicado: (2024)
por: Liao, Yuchao, et al.
Publicado: (2024)
EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
por: Wu, Bing-Yue, et al.
Publicado: (2024)
por: Wu, Bing-Yue, et al.
Publicado: (2024)
Revisit Choice Network for Synthesis and Technology Mapping
por: Chen, Chen, et al.
Publicado: (2025)
por: Chen, Chen, et al.
Publicado: (2025)
AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
por: Chen, Zihao, et al.
Publicado: (2025)
por: Chen, Zihao, et al.
Publicado: (2025)
YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-Situ Multiply Arithmetic for Large-Scale AI
por: Xuan, Zihao, et al.
Publicado: (2023)
por: Xuan, Zihao, et al.
Publicado: (2023)
Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
por: Qin, Zongyue, et al.
Publicado: (2024)
por: Qin, Zongyue, et al.
Publicado: (2024)
HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis
por: He, Andy, et al.
Publicado: (2024)
por: He, Andy, et al.
Publicado: (2024)
When NPUs Are Not Always Faster: A Stage-Level Analysis of Mobile LLM Inference
por: Li, Pu, et al.
Publicado: (2026)
por: Li, Pu, et al.
Publicado: (2026)
Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
por: Maji, Supriyo, et al.
Publicado: (2025)
por: Maji, Supriyo, et al.
Publicado: (2025)
OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Coupling
por: Yi, Xiaoling, et al.
Publicado: (2024)
por: Yi, Xiaoling, et al.
Publicado: (2024)
AttentionLego: An Open-Source Building Block For Spatially-Scalable Large Language Model Accelerator With Processing-In-Memory Technology
por: Cong, Rongqing, et al.
Publicado: (2024)
por: Cong, Rongqing, et al.
Publicado: (2024)
Ejemplares similares
-
Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs
por: Gao, Mingzhe, et al.
Publicado: (2024) -
HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
por: Abi-Karam, Stefan, et al.
Publicado: (2025) -
ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
por: Li, Runkai, et al.
Publicado: (2025) -
AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
por: Gao, Mingzhe, et al.
Publicado: (2024) -
AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
por: Ahmed, Md Rubel, et al.
Publicado: (2024)