Image de couverture de livre

Towards LLM-based Root Cause Analysis of Hardware Design Failures

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Qiu, Siyu, Wang, Muzhi, Afsharmazayejani, Raheel, Shahmiri, Mohammad Moradi, Tan, Benjamin, Pearce, Hammond
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Artificial Intelligence
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

LLM-aided explanations of EDA synthesis errors
par: Qiu, Siyu, et autres
Publié: (2024)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
par: Bai, Yunsheng, et autres
Publié: (2025)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
par: Blocklove, Jason, et autres
Publié: (2024)

Evaluating LLMs for Hardware Design and Test
par: Blocklove, Jason, et autres
Publié: (2024)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
par: Gadde, Deepak Narayan, et autres
Publié: (2025)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
par: Liao, Yuchao, et autres
Publié: (2026)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
par: Krestinskaya, Olga, et autres
Publié: (2024)

APSQ: Additive Partial Sum Quantization with Algorithm-Hardware Co-Design
par: Tan, Yonghao, et autres
Publié: (2025)

HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design
par: Ahir, Shiva, et autres
Publié: (2026)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
par: Zhang, Jinsong, et autres
Publié: (2025)

Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture
par: Wan, Zishen, et autres
Publié: (2024)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
par: Liu, Yuhao, et autres
Publié: (2026)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
par: Aliyev, Ilkin, et autres
Publié: (2024)

HALO: Hardware-aware quantization with low critical-path-delay weights for LLM acceleration
par: Juneja, Rohan, et autres
Publié: (2025)

CiMNet: Towards Joint Optimization for DNN Architecture and Configuration for Compute-In-Memory Hardware
par: Kundu, Souvik, et autres
Publié: (2024)

Surrogates, Spikes, and Sparsity: Performance Analysis and Characterization of SNN Hyperparameters on Hardware
par: Aliyev, Ilkin, et autres
Publié: (2026)

LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
par: Fu, Weimin, et autres
Publié: (2024)

Evaluating LLM-based Workflows for Switched-Mode Power Supply Design
par: Nau, Simon, et autres
Publié: (2025)

AccLLM: Accelerating Long-Context LLM Inference Via Algorithm-Hardware Co-Design
par: Liang, Yanbiao, et autres
Publié: (2025)

Beyond Moore's Law: Harnessing the Redshift of Generative AI with Effective Hardware-Software Co-Design
par: Yazdanbakhsh, Amir
Publié: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
par: Dang, Peng, et autres
Publié: (2024)

Qute: Towards Quantum-Native Database
par: Chen, Muzhi, et autres
Publié: (2026)

PrefixLLM: LLM-aided Prefix Circuit Design
par: Xiao, Weihua, et autres
Publié: (2024)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
par: Hemadri, Raghu Vamshi, et autres
Publié: (2025)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
par: Bazzi, Jinane, et autres
Publié: (2026)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
par: Nakkab, Andre, et autres
Publié: (2024)

DRCY: Agentic Hardware Design Reviews
par: Dumont, Kyle, et autres
Publié: (2026)

Architectural Design and Performance Analysis of FPGA based AI Accelerators: A Comprehensive Review
par: Chatterjee, Soumita, et autres
Publié: (2026)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
par: Wu, Yuchao, et autres
Publié: (2026)

LLM-Driven Design Space Exploration of FPGA-based Accelerators
par: Sharma, Vinamra, et autres
Publié: (2026)

Hardware Acceleration of LLMs: A comprehensive survey and comparison
par: Koilia, Nikoletta, et autres
Publié: (2024)

Architect in the Loop Agentic Hardware Design and Verification
par: Mohammed, Mubarek
Publié: (2025)

ML For Hardware Design Interpretability: Challenges and Opportunities
par: Baartmans, Raymond, et autres
Publié: (2025)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
par: Ho, Chia-Tung, et autres
Publié: (2024)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
par: Kang, Minwoo, et autres
Publié: (2024)

NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
par: Yang, Kaiyuan, et autres
Publié: (2025)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
par: Bause, Oliver, et autres
Publié: (2024)

PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
par: Zuo, Dongsheng, et autres
Publié: (2025)

Learning to Compare Hardware Designs for High-Level Synthesis
par: Bai, Yunsheng, et autres
Publié: (2024)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
par: Müller, Mika Markus, et autres
Publié: (2024)