Copertina

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Kavishwar, Mihir, Shanbhag, Naresh
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Signal Processing Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling
di: Sun, Jiacong, et al.
Pubblicazione: (2024)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
di: Yu, Jianyi, et al.
Pubblicazione: (2025)

RRAM-Based Analog Matrix Computing for Massive MIMO Signal Processing: A Review
di: Zuo, Pushen, et al.
Pubblicazione: (2025)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
di: Andrulis, Tanner, et al.
Pubblicazione: (2024)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
di: Ding, Tingyu, et al.
Pubblicazione: (2025)

Process, Bias and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning
di: Kumar, Pratik, et al.
Pubblicazione: (2022)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
di: Bhattacharjya, Rajat, et al.
Pubblicazione: (2023)

MUSIC-lite: Efficient MUSIC using Approximate Computing: An OFDM Radar Case Study
di: Bhattacharjya, Rajat, et al.
Pubblicazione: (2024)

Forward and Reverse Converters for the Moduli-Set $\{2^{2q+1},2^q+2^{q-1}\pm1\}$
di: Jaberipur, Ghassem, et al.
Pubblicazione: (2024)

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
di: Ray, Yudhajit, et al.
Pubblicazione: (2024)

SpecPCM: A Low-power PCM-based In-Memory Computing Accelerator for Full-stack Mass Spectrometry Analysis
di: Fan, Keming, et al.
Pubblicazione: (2024)

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems
di: Khorsandmanesh, Yasaman, et al.
Pubblicazione: (2025)

Roadmap to Neuromorphic Computing with Emerging Technologies
di: Mehonic, Adnan, et al.
Pubblicazione: (2024)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
di: Versluis, Manno, et al.
Pubblicazione: (2025)

AnalogNAS-Bench: A NAS Benchmark for Analog In-Memory Computing
di: Bessalah, Aniss, et al.
Pubblicazione: (2025)

Investigating Energy Bounds of Analog Compute-in-Memory with Local Normalization
di: Rojkov, Brian, et al.
Pubblicazione: (2026)

Machine Learning In-Sensors: Computation-enabled Intelligent Sensors For Next Generation of IoT
di: Ronco, Andrea, et al.
Pubblicazione: (2024)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
di: Negi, Shubham, et al.
Pubblicazione: (2024)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
di: Vungarala, Deepak, et al.
Pubblicazione: (2025)

Kernel Approximation using Analog In-Memory Computing
di: Büchel, Julian, et al.
Pubblicazione: (2024)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
di: Darvishi, Mostafa
Pubblicazione: (2025)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
di: Elmiger, Jonas, et al.
Pubblicazione: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
di: Christen, Filippo, et al.
Pubblicazione: (2025)

Automated SAR ADC Sizing Using Analytical Equations
di: Li, Zhongyi, et al.
Pubblicazione: (2025)

Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
di: González-Rios, Jorge L., et al.
Pubblicazione: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
di: Loroch, Dominik, et al.
Pubblicazione: (2025)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
di: Bhattacharjee, Soumyo, et al.
Pubblicazione: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
di: Rasteh, Ali, et al.
Pubblicazione: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
di: Darvishi, Mostafa
Pubblicazione: (2025)

Variable Point: A Number Format for Area- and Energy-Efficient Multiplication of High-Dynamic-Range Numbers
di: Mirfarshbafan, Seyed Hadi, et al.
Pubblicazione: (2025)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
di: Iancu, Dumitra, et al.
Pubblicazione: (2025)

A Quantitative Evaluation of Approximate Softmax Functions for Deep Neural Networks
di: Leiva-Valverde, Anthony, et al.
Pubblicazione: (2025)

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
di: Nonaca, Darja, et al.
Pubblicazione: (2025)

Leveraging Error Resilience of Iterative Algorithms for Energy Efficiency: from Concept to Implementation
di: Gillani, G. A., et al.
Pubblicazione: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
di: Sharma, Animesh, et al.
Pubblicazione: (2024)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
di: Wang, Hao, et al.
Pubblicazione: (2024)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
di: Liu, Mengxi, et al.
Pubblicazione: (2023)

Spectral Impact of Mismatches in Interleaved ADCs
di: Guichemerre, Jérémy, et al.
Pubblicazione: (2026)