Cover Image

DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Wu, Bing-Yue, Chhabria, Vidya A.
Format:	Preprint
Published:	2025
Subjects:	Machine Learning Artificial Intelligence Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

IR-Aware ECO Timing Optimization Using Reinforcement Learning
by: Jiang, Wenjing, et al.
Published: (2024)

ML For Hardware Design Interpretability: Challenges and Opportunities
by: Baartmans, Raymond, et al.
Published: (2025)

LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation
by: Chen, Guojin, et al.
Published: (2024)

FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design
by: Mehradfar, Asal, et al.
Published: (2025)

GR-Evolve: Design-Adaptive Global Routing via LLM-Driven Algorithm Evolution
by: Jafri, Taizun, et al.
Published: (2026)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
by: Tang, Jinwei, et al.
Published: (2024)

Multimodal Chip Physical Design Engineer Assistant
by: Tsai, Yun-Da, et al.
Published: (2025)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
by: Gao, Peng, et al.
Published: (2024)

CHICO-Agent: An LLM Agent for the Cross-layer Optimization of 2.5D and 3D Chiplet-based Systems
by: Wu, Qihang, et al.
Published: (2026)

rule4ml: An Open-Source Tool for Resource Utilization and Latency Estimation for ML Models on FPGA
by: Rahimifar, Mohammad Mehdi, et al.
Published: (2024)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
by: Mehradfar, Asal, et al.
Published: (2025)

A Hybrid Edge Classifier: Combining TinyML-Optimised CNN with RRAM-CMOS ACAM for Energy-Efficient Inference
by: Woodward, Kieran, et al.
Published: (2025)

MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
by: Rahman, Tousif, et al.
Published: (2024)

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
by: Mehradfar, Asal, et al.
Published: (2024)

GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units
by: Bouvier, Maxence, et al.
Published: (2025)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
by: Wu, Bing-Yue, et al.
Published: (2024)

Chip Placement with Diffusion Models
by: Lee, Vint, et al.
Published: (2024)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
by: Chang, Chen-Chia, et al.
Published: (2024)

Multi-objective Optimization in CPU Design Space Exploration: Attention is All You Need
by: Xue, Runzhen, et al.
Published: (2024)

AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
by: Ahmed, Md Rubel, et al.
Published: (2024)

ALADIN: Accuracy-Latency-Aware Design-space Inference Analysis for Embedded AI Accelerators
by: Baldi, T., et al.
Published: (2026)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
by: Calzada, Paul E., et al.
Published: (2025)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
by: DeLorenzo, Matthew, et al.
Published: (2024)

Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language
by: Wang, Runzhi, et al.
Published: (2025)

ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
by: Xu, Ning, et al.
Published: (2024)

Architect in the Loop Agentic Hardware Design and Verification
by: Mohammed, Mubarek
Published: (2025)

A CNN-Based Technique to Assist Layout-to-Generator Conversion for Analog Circuits
by: Jeong, Sungyu, et al.
Published: (2025)

EXION: Exploiting Inter- and Intra-Iteration Output Sparsity for Diffusion Models
by: Heo, Jaehoon, et al.
Published: (2025)

Learning to Compare Hardware Designs for High-Level Synthesis
by: Bai, Yunsheng, et al.
Published: (2024)

Report for NSF Workshop on AI for Electronic Design Automation
by: Chen, Deming, et al.
Published: (2026)

FP6-LLM: Efficiently Serving Large Language Models Through FP6-Centric Algorithm-System Co-Design
by: Xia, Haojun, et al.
Published: (2024)

Design Rules for Extreme-Edge Scientific Computing on AI Engines
by: Ma, Zhenghua, et al.
Published: (2026)

Causal AI For AMS Circuit Design: Interpretable Parameter Effects Analysis
by: Hussain, Mohyeu, et al.
Published: (2026)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
by: Zhang, Jiahao, et al.
Published: (2026)

AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations
by: Seo, Jamin, et al.
Published: (2025)

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
by: Sabih, Muhammad, et al.
Published: (2025)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
by: Qin, Zongyue, et al.
Published: (2024)

Improving the Performance and Learning Stability of Parallelizable RNNs Designed for Ultra-Low Power Applications
by: Brandoit, Julien, et al.
Published: (2026)

GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
by: Abi-Karam, Stefan, et al.
Published: (2023)

PENDRAM: Enabling High-Performance and Energy-Efficient Processing of Deep Neural Networks through a Generalized DRAM Data Mapping Policy
by: Putra, Rachmad Vidya Wicaksana, et al.
Published: (2024)