LASANA: Large-Scale Surrogate Modeling for Analog Neuromorphic Architecture Exploration
Fuente:
arXiv
Guardado en:
| Autores principales: | Ho, Jason, Boyle, James A., Liu, Linshen, Gerstlauer, Andreas |
|---|---|
| Formato: | Preprint |
| Publicado: |
2025
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
por: Vungarala, Deepak, et al.
Publicado: (2025)
por: Vungarala, Deepak, et al.
Publicado: (2025)
Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
por: Taka, Endri, et al.
Publicado: (2024)
por: Taka, Endri, et al.
Publicado: (2024)
Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
por: Yik, Jason, et al.
Publicado: (2025)
por: Yik, Jason, et al.
Publicado: (2025)
AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
por: Qin, Xian Rong, et al.
Publicado: (2026)
por: Qin, Xian Rong, et al.
Publicado: (2026)
Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
por: Bhandari, Jitendra, et al.
Publicado: (2024)
por: Bhandari, Jitendra, et al.
Publicado: (2024)
A Realistic Simulation Framework for Analog/Digital Neuromorphic Architectures
por: Quintana, Fernando M., et al.
Publicado: (2024)
por: Quintana, Fernando M., et al.
Publicado: (2024)
Reconfigurable Stream Network Architecture
por: Wang, Chengyue, et al.
Publicado: (2024)
por: Wang, Chengyue, et al.
Publicado: (2024)
NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
por: Chen, Yuehai, et al.
Publicado: (2025)
por: Chen, Yuehai, et al.
Publicado: (2025)
Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
por: Feng, Yinxiao, et al.
Publicado: (2022)
por: Feng, Yinxiao, et al.
Publicado: (2022)
CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
por: Qi, Yingjie, et al.
Publicado: (2025)
por: Qi, Yingjie, et al.
Publicado: (2025)
RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
por: Iff, Patrick, et al.
Publicado: (2023)
por: Iff, Patrick, et al.
Publicado: (2023)
EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
por: Zhang, Haoyi, et al.
Publicado: (2024)
por: Zhang, Haoyi, et al.
Publicado: (2024)
AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
por: Chen, Weiyu, et al.
Publicado: (2025)
por: Chen, Weiyu, et al.
Publicado: (2025)
AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
por: Li, Jintao, et al.
Publicado: (2024)
por: Li, Jintao, et al.
Publicado: (2024)
Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
por: Harlikar, Pracheta, et al.
Publicado: (2025)
por: Harlikar, Pracheta, et al.
Publicado: (2025)
gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration
por: Fu, Zuoming, et al.
Publicado: (2025)
por: Fu, Zuoming, et al.
Publicado: (2025)
LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
por: Youssef, Ismael, et al.
Publicado: (2025)
por: Youssef, Ismael, et al.
Publicado: (2025)
HOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis
por: SeyedFaraji, Saeed, et al.
Publicado: (2024)
por: SeyedFaraji, Saeed, et al.
Publicado: (2024)
ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
por: You, Kang, et al.
Publicado: (2026)
por: You, Kang, et al.
Publicado: (2026)
A Review of Memory Wall for Neuromorphic Computing
por: Le, Dexter, et al.
Publicado: (2025)
por: Le, Dexter, et al.
Publicado: (2025)
NeuroVM: Dynamic Neuromorphic Hardware Virtualization
por: Isik, Murat, et al.
Publicado: (2024)
por: Isik, Murat, et al.
Publicado: (2024)
The Data Conversion Bottleneck in Analog Computing Accelerators
por: Meech, James T., et al.
Publicado: (2023)
por: Meech, James T., et al.
Publicado: (2023)
AI Accelerators for Large Language Model Inference: Architecture Analysis and Scaling Strategies
por: Sharma, Amit
Publicado: (2025)
por: Sharma, Amit
Publicado: (2025)
ALIGN: A System for Automating Analog Layout
por: Dhar, Tonmoy, et al.
Publicado: (2020)
por: Dhar, Tonmoy, et al.
Publicado: (2020)
Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
por: Andrulis, Tanner, et al.
Publicado: (2024)
por: Andrulis, Tanner, et al.
Publicado: (2024)
Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
por: Liu, Yiqi, et al.
Publicado: (2026)
por: Liu, Yiqi, et al.
Publicado: (2026)
Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
por: Li, Huize, et al.
Publicado: (2026)
por: Li, Huize, et al.
Publicado: (2026)
ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
por: Zhang, Wenlun, et al.
Publicado: (2024)
por: Zhang, Wenlun, et al.
Publicado: (2024)
Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
por: Zhu, Jingchen, et al.
Publicado: (2024)
por: Zhu, Jingchen, et al.
Publicado: (2024)
ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
por: Zhang, Jian, et al.
Publicado: (2024)
por: Zhang, Jian, et al.
Publicado: (2024)
MENAGE: Mixed-Signal Event-Driven Neuromorphic Accelerator for Edge Applications
por: Abdollahi, Armin, et al.
Publicado: (2024)
por: Abdollahi, Armin, et al.
Publicado: (2024)
Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
por: Liu, Zizhen, et al.
Publicado: (2026)
por: Liu, Zizhen, et al.
Publicado: (2026)
Characterization of Off-wafer Pulse Communication in BrainScaleS Neuromorphic System
por: Vogginger, Bernhard, et al.
Publicado: (2026)
por: Vogginger, Bernhard, et al.
Publicado: (2026)
RoMe: Row Granularity Access Memory System for Large Language Models
por: Nam, Hwayong, et al.
Publicado: (2025)
por: Nam, Hwayong, et al.
Publicado: (2025)
Toward Reproducible and Standardized Computer Architecture Simulation with gem5
por: Pai, Kunal, et al.
Publicado: (2025)
por: Pai, Kunal, et al.
Publicado: (2025)
A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
por: Szczerek, Wiktor J., et al.
Publicado: (2025)
por: Szczerek, Wiktor J., et al.
Publicado: (2025)
UpANNS: Enhancing Billion-Scale ANNS Efficiency with Real-World PIM Architecture
por: Chen, Sitian, et al.
Publicado: (2024)
por: Chen, Sitian, et al.
Publicado: (2024)
Accelerating Sensor Fusion in Neuromorphic Computing: A Case Study on Loihi-2
por: Isik, Murat, et al.
Publicado: (2024)
por: Isik, Murat, et al.
Publicado: (2024)
Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
por: Maji, Supriyo, et al.
Publicado: (2024)
por: Maji, Supriyo, et al.
Publicado: (2024)
Investigating Energy Bounds of Analog Compute-in-Memory with Local Normalization
por: Rojkov, Brian, et al.
Publicado: (2026)
por: Rojkov, Brian, et al.
Publicado: (2026)
Ejemplares similares
-
LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
por: Vungarala, Deepak, et al.
Publicado: (2025) -
Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
por: Taka, Endri, et al.
Publicado: (2024) -
Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
por: Yik, Jason, et al.
Publicado: (2025) -
AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
por: Qin, Xian Rong, et al.
Publicado: (2026) -
Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
por: Bhandari, Jitendra, et al.
Publicado: (2024)