:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Ho, Jason, Boyle, James A., Liu, Linshen, Gerstlauer, Andreas
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	https://arxiv.org/abs/2507.10748
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
di: Taka, Endri, et al.
Pubblicazione: (2024)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
di: Vungarala, Deepak, et al.
Pubblicazione: (2025)

A Realistic Simulation Framework for Analog/Digital Neuromorphic Architectures
di: Quintana, Fernando M., et al.
Pubblicazione: (2024)

Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
di: Yik, Jason, et al.
Pubblicazione: (2025)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
di: Qin, Xian Rong, et al.
Pubblicazione: (2026)

Reconfigurable Stream Network Architecture
di: Wang, Chengyue, et al.
Pubblicazione: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
di: Chen, Yuehai, et al.
Pubblicazione: (2025)

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration
di: Feng, Yinxiao, et al.
Pubblicazione: (2022)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
di: Qi, Yingjie, et al.
Pubblicazione: (2025)

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
di: Zhang, Haoyi, et al.
Pubblicazione: (2024)

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
di: Chen, Weiyu, et al.
Pubblicazione: (2025)

ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
di: You, Kang, et al.
Pubblicazione: (2026)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
di: Iff, Patrick, et al.
Pubblicazione: (2023)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
di: Li, Jintao, et al.
Pubblicazione: (2024)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
di: Harlikar, Pracheta, et al.
Pubblicazione: (2025)

gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration
di: Fu, Zuoming, et al.
Pubblicazione: (2025)

LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
di: Youssef, Ismael, et al.
Pubblicazione: (2025)

HOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis
di: SeyedFaraji, Saeed, et al.
Pubblicazione: (2024)

The Data Conversion Bottleneck in Analog Computing Accelerators
di: Meech, James T., et al.
Pubblicazione: (2023)

AI Accelerators for Large Language Model Inference: Architecture Analysis and Scaling Strategies
di: Sharma, Amit
Pubblicazione: (2025)

A Review of Memory Wall for Neuromorphic Computing
di: Le, Dexter, et al.
Pubblicazione: (2025)

NeuroVM: Dynamic Neuromorphic Hardware Virtualization
di: Isik, Murat, et al.
Pubblicazione: (2024)

A Quarter of a Century of Neuromorphic Architectures on FPGAs -- an Overview
di: Szczerek, Wiktor J., et al.
Pubblicazione: (2025)

ALIGN: A System for Automating Analog Layout
di: Dhar, Tonmoy, et al.
Pubblicazione: (2020)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
di: Zhang, Jian, et al.
Pubblicazione: (2024)

Characterization of Off-wafer Pulse Communication in BrainScaleS Neuromorphic System
di: Vogginger, Bernhard, et al.
Pubblicazione: (2026)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
di: Andrulis, Tanner, et al.
Pubblicazione: (2024)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
di: Rizzo, Tommaso, et al.
Pubblicazione: (2024)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
di: Liu, Yiqi, et al.
Pubblicazione: (2026)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
di: Chen, Zihao, et al.
Pubblicazione: (2025)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
di: Pai, Kunal, et al.
Pubblicazione: (2025)

MENAGE: Mixed-Signal Event-Driven Neuromorphic Accelerator for Edge Applications
di: Abdollahi, Armin, et al.
Pubblicazione: (2024)

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
di: Zhang, Wenlun, et al.
Pubblicazione: (2024)

Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
di: Li, Huize, et al.
Pubblicazione: (2026)

RoMe: Row Granularity Access Memory System for Large Language Models
di: Nam, Hwayong, et al.
Pubblicazione: (2025)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
di: Zhu, Jingchen, et al.
Pubblicazione: (2024)

UpANNS: Enhancing Billion-Scale ANNS Efficiency with Real-World PIM Architecture
di: Chen, Sitian, et al.
Pubblicazione: (2024)

Accelerating Sensor Fusion in Neuromorphic Computing: A Case Study on Loihi-2
di: Isik, Murat, et al.
Pubblicazione: (2024)