Copertina

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Raj, Kshitij, Chatterjee, Atri, SLPSK, Patanjali, Bhunia, Swarup, Ray, Sandip
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Cryptography and Security
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
di: Geng, Haoran, et al.
Pubblicazione: (2024)

Modern Hardware Security: A Review of Attacks and Countermeasures
di: Mishra, Jyotiprakash, et al.
Pubblicazione: (2025)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
di: Ajmi, Hala, et al.
Pubblicazione: (2022)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
di: Deutschbein, Calvin, et al.
Pubblicazione: (2025)

The Road to Trust: Building Enclaves within Confidential VMs
di: Wang, Wenhao, et al.
Pubblicazione: (2024)

The Avatar Cache: Enabling On-Demand Security with Morphable Cache Architecture
di: Bhatla, Anubhav, et al.
Pubblicazione: (2026)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
di: Saravanan, Raghul, et al.
Pubblicazione: (2025)

Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes
di: Madabhushi, Bharadwaj, et al.
Pubblicazione: (2024)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
di: Mankali, Lakshmi Likhitha, et al.
Pubblicazione: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
di: Amael, Joshua Tito, et al.
Pubblicazione: (2024)

NuRedact: Non-Uniform eFPGA Architecture for Low-Overhead and Secure IP Redaction
di: Das, Voktho, et al.
Pubblicazione: (2026)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
di: Halder, Dipal
Pubblicazione: (2023)

Supporting Secured Integration of Microarchitectural Defenses
di: Ramkrishnan, Kartik, et al.
Pubblicazione: (2026)

Formal Verification of Secure Encrypted Virtualization
di: Weerasena, Hansika, et al.
Pubblicazione: (2026)

Security Properties for Open-Source Hardware Designs
di: Rogers, Jayden, et al.
Pubblicazione: (2024)

New Security Challenges Towards In-Sensor Computing Systems
di: Kajol, Mashrafi, et al.
Pubblicazione: (2025)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
di: Baddour, Yazan, et al.
Pubblicazione: (2025)

GPU in the Blind Spot: Overlooked Security Risks in Transportation
di: Puspa, Sefatun-Noor, et al.
Pubblicazione: (2025)

On the Importance of Reproducibility of Experimental Results Especially in the Domain of Security
di: Petryk, Dmytro, et al.
Pubblicazione: (2024)

Secure Multi-Path Routing with All-or-Nothing Transform for Network-on-Chip Architectures
di: Weerasena, Hansika, et al.
Pubblicazione: (2026)

Random and Safe Cache Architecture to Defeat Cache Timing Attacks
di: Hu, Guangyuan, et al.
Pubblicazione: (2023)

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
di: Zhou, Zhe, et al.
Pubblicazione: (2025)

PoSyn: Secure Power Side-Channel Aware Synthesis
di: Srivastava, Amisha, et al.
Pubblicazione: (2025)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
di: Xu, Zhihan, et al.
Pubblicazione: (2025)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
di: Qureshi, Moinuddin, et al.
Pubblicazione: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
di: Mulhem, Saleh, et al.
Pubblicazione: (2024)

Fastrack: Fast IO for Secure ML using GPU TEEs
di: Wang, Yongqin, et al.
Pubblicazione: (2024)

MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters
di: Qureshi, Moinuddin, et al.
Pubblicazione: (2024)

FLASH-FHE: A Heterogeneous Architecture for Fully Homomorphic Encryption Acceleration
di: Zhang, Junxue, et al.
Pubblicazione: (2025)

Attack on a PUF-based Secure Binary Neural Network
di: Basak, Bijeet, et al.
Pubblicazione: (2025)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
di: Fu, Bo, et al.
Pubblicazione: (2025)

ShadowBinding: Realizing Effective Microarchitectures for In-Core Secure Speculation Schemes
di: Kvalsvik, Amund Bergland, et al.
Pubblicazione: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
di: Pinto, Sandro, et al.
Pubblicazione: (2024)

SecScale: A Scalable and Secure Trusted Execution Environment for Servers
di: Sunny, Ani, et al.
Pubblicazione: (2024)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
di: Canpolat, Oğuzhan, et al.
Pubblicazione: (2025)

PA-Boot: A Formally Verified Authentication Protocol for Multiprocessor Secure Boot
di: Zhang, Zhuoruo, et al.
Pubblicazione: (2022)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
di: Canpolat, Oğuzhan, et al.
Pubblicazione: (2024)

HE^2: A Communication-Light Heterogeneous Architecture for Efficient Fully Homomorphic Encryption
di: Shi, Shangyi, et al.
Pubblicazione: (2026)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
di: Guo, Yitong, et al.
Pubblicazione: (2025)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
di: Ewert, Christian, et al.
Pubblicazione: (2026)