Cover Image

Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Vijayaraghavan, Prashanth, Nitsure, Apoorva, Mackin, Charles, Shi, Luyao, Ambrogio, Stefano, Haran, Arvind, Paruthi, Viresh, Elzein, Ali, Coops, Dan, Beymer, David, Baldwin, Tyler, Degan, Ehsan
Format:	Preprint
Published:	2025
Subjects:	Computation and Language Artificial Intelligence Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

VHDL-Eval: A Framework for Evaluating Large Language Models in VHDL Code Generation
by: Vijayaraghavan, Prashanth, et al.
Published: (2024)

SYMDIREC: A Neuro-Symbolic Divide-Retrieve-Conquer Framework for Enhanced RTL Synthesis and Summarization
by: Vijayaraghavan, Prashanth, et al.
Published: (2026)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
by: Chang, Che-Ming, et al.
Published: (2026)

Self-Regulated Data-Free Knowledge Amalgamation for Text Classification
by: Vijayaraghavan, Prashanth, et al.
Published: (2024)

CIRCUITSYNTH: Leveraging Large Language Models for Circuit Topology Synthesis
by: Vijayaraghavan, Prashanth, et al.
Published: (2024)

AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation
by: Vijayaraghavan, Prashanth, et al.
Published: (2025)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
by: Dupuis, Nicolas, et al.
Published: (2025)

Code size reduction by advanced near addressing modes
by: Nuernberger, Kajetan, et al.
Published: (2026)

Error Detection and Correction Codes for Safe In-Memory Computations
by: Parrini, Luca, et al.
Published: (2024)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
by: Zou, Qingyun, et al.
Published: (2025)

LLM-Powered Code Analysis and Optimization for Gaussian Splatting Kernels
by: Hu, Yi, et al.
Published: (2025)

Codes for Metastability-Containing Addition
by: Bund, Johannes, et al.
Published: (2026)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
by: Cui, Fan, et al.
Published: (2024)

High-Level Surface Code Decoding via Parallel FFNNs on CIM Platforms
by: Wang, Hao, et al.
Published: (2024)

LEXI: Lossless Exponent Coding for Efficient Inter-Chiplet Communication in Hybrid LLMs
by: Sun, Miao, et al.
Published: (2026)

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
by: Xie, Rui, et al.
Published: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
by: Hemadri, Raghu Vamshi, et al.
Published: (2025)

Rapid yet accurate Tile-circuit and device modeling for Analog In-Memory Computing
by: Luquin, J., et al.
Published: (2025)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
by: Krupp, Lukas, et al.
Published: (2026)

Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs
by: Lowe, Sean, et al.
Published: (2026)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
by: Roy, Prithwish Basu, et al.
Published: (2025)

Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
by: Lei, Jie, et al.
Published: (2026)

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
by: Ma, Ruiyang, et al.
Published: (2025)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
by: Xia, Yuhuan, et al.
Published: (2026)

Exploring the Agentic Frontier of Verilog Code Generation
by: Yubeaton, Patrick, et al.
Published: (2026)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
by: Tan, Yan, et al.
Published: (2025)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
by: Abdollahi, Armin, et al.
Published: (2026)

Aligning Netlist to Source Code using SynAlign
by: Garg, Sakshi, et al.
Published: (2025)

Toward designing workload-aware Surface Code Architectures
by: Ghosh, Archisman, et al.
Published: (2026)

No Tile Left Behind: Multiprogramming for Surface-Code Architectures
by: Ghosh, Archisman, et al.
Published: (2026)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
by: Liu, Mingjie, et al.
Published: (2024)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
by: Yu, Zhongzhi, et al.
Published: (2025)

SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance
by: Vungarala, Deepak, et al.
Published: (2024)

Classification-Based Automatic HDL Code Generation Using LLMs
by: Sun, Wenhao, et al.
Published: (2024)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
by: Guo, Ping, et al.
Published: (2025)

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection
by: Niu, Juxin, et al.
Published: (2025)

Architecting Scalable Trapped Ion Quantum Computers using Surface Codes
by: Jones, Scott, et al.
Published: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
by: Zhao, Yujie, et al.
Published: (2024)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
by: Yin, Jiaqi, et al.
Published: (2025)

GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification
by: Pham, Phuoc, et al.
Published: (2025)