Imagen de Portada

WIP: Turning Fake Chips into Learning Opportunities

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Mehraban, Haniye, Azmeen-ur-Rahman, Saad, Hu, John
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
por: Fang, Wenji, et al.
Publicado: (2025)

Large Processor Chip Model
por: Chang, Kaiyan, et al.
Publicado: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
por: Zuckerman, Joseph, et al.
Publicado: (2024)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
por: Xu, Siyi, et al.
Publicado: (2025)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
por: Ye, Bochen, et al.
Publicado: (2025)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
por: Zhu, Jingchen, et al.
Publicado: (2024)

Resilient and Secure Programmable System-on-Chip Accelerator Offload
por: Gouveia, Inês Pinto, et al.
Publicado: (2024)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
por: Wang, Huizheng, et al.
Publicado: (2025)

The Future of Memory: Limits and Opportunities
por: Dayo, Samuel, et al.
Publicado: (2025)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
por: Kim, Jeongeun, et al.
Publicado: (2025)

EONSim: An NPU Simulator for On-Chip Memory and Embedding Vector Operations
por: Choi, Sangun, et al.
Publicado: (2025)

Rainbow: A Composable Coherence Protocol for Multi-Chip Servers
por: Menezo, Lucia G., et al.
Publicado: (2020)

Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs
por: Mao, Gang, et al.
Publicado: (2025)

3D MPSoC with On-Chip Cache Support -- Design and Exploitation
por: Cataldo, Rodrigo, et al.
Publicado: (2025)

Optimizing and Exploring System Performance in Compact Processing-in-Memory-based Chips
por: Chen, Peilin, et al.
Publicado: (2025)

Improving Chip Design Enablement for Universities in Europe -- A Position Paper
por: Krupp, Lukas, et al.
Publicado: (2025)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
por: Shijie, Liu, et al.
Publicado: (2026)

Retrieve, Schedule, Reflect: LLM Agents for Chip QoR Optimization
por: ouyang, Yikang, et al.
Publicado: (2026)

Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher
por: Ainsworth, Sam, et al.
Publicado: (2024)

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
por: Zaeemi, Meysam, et al.
Publicado: (2026)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
por: Zhou, Wenyong, et al.
Publicado: (2025)

Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
por: Bochem, Severin, et al.
Publicado: (2024)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
por: Koenig, Cyril, et al.
Publicado: (2025)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
por: Raj, Ritik, et al.
Publicado: (2025)

Towards Efficient and Accurate Detection of On-Chip Fail-Slow Failures for Many-Core Accelerators
por: Wu, Junchi, et al.
Publicado: (2025)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
por: Alvanaki, Elisavet Lydia, et al.
Publicado: (2025)

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
por: Zhao, Hongwei, et al.
Publicado: (2025)

Scope: A Scalable Merged Pipeline Framework for Multi-Chip-Module NN Accelerators
por: Huang, Zongle, et al.
Publicado: (2026)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
por: Krupp, Lukas, et al.
Publicado: (2026)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
por: Bai, Kangbo, et al.
Publicado: (2026)

FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
por: Tong, Jianming, et al.
Publicado: (2024)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
por: Tsai, Pei-Huan, et al.
Publicado: (2026)

Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators
por: Wang, Ruibao, et al.
Publicado: (2024)

Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets
por: Yang, Zhuoping, et al.
Publicado: (2023)

A 0.96pJ/SOP, 30.23K-neuron/mm^2 Heterogeneous Neuromorphic Chip With Fullerene-like Interconnection Topology for Edge-AI Computing
por: Zhou, P. J., et al.
Publicado: (2024)

FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design
por: Nazzal, Mahmoud, et al.
Publicado: (2025)

Tiny Chiplets Enabled by Packaging Scaling: Opportunities in ESD Protection and Signal Integrity
por: Haque, Emad, et al.
Publicado: (2025)

VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification
por: Hu, Runbang, et al.
Publicado: (2026)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
por: Jhonsa, Jinesh, et al.
Publicado: (2025)

Demystifying the 7-D Convolution Loop Nest for Data and Instruction Streaming in Reconfigurable AI Accelerators
por: Chowdhury, Md Rownak Hossain, et al.
Publicado: (2025)