VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation

Documenti analoghi

• DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base
  di: Ibnat, Zahin, et al.
  Pubblicazione: (2025)
• SVAgent: AI Agent for Hardware Security Verification Assertion
  di: Guo, Rui, et al.
  Pubblicazione: (2025)
• OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
  di: Liu, Shang, et al.
  Pubblicazione: (2025)
• Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  di: Fang, Wenji, et al.
  Pubblicazione: (2024)
• ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
  di: Sheth, Arnav, et al.
  Pubblicazione: (2025)