SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Wang, Peipei, Guan, Wu, Liang, Liping, Wang, Zhijun, Luo, Hanqing, Zhang, Zhibin
Format: Preprint
Published: 2025
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!