:: Library Catalog

Image de couverture de livre

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Qi, Haomin, Du, Yuyang, Zhang, Lihao, Liew, Soung Chang, Chen, Kexin, Du, Yining
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	https://arxiv.org/abs/2507.15664
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

LightGuard: Transparent WiFi Security via Physical-Layer LiFi Key Bootstrapping
par: Xu, Shiqi, et autres
Publié: (2026)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
par: Hu, Yuchen, et autres
Publié: (2024)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
par: Chao, Zhiteng, et autres
Publié: (2025)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
par: Yin, Shuo, et autres
Publié: (2026)

Automated Multi-Agent Workflows for RTL Design
par: Bhattaram, Amulya, et autres
Publié: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
par: Tang, Jiaping, et autres
Publié: (2025)

VeriCache: Turning Lossy KV Cache into Lossless LLM Inference
par: Yao, Jiayi, et autres
Publié: (2026)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
par: Sehm, Robin, et autres
Publié: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
par: Zhao, Yujie, et autres
Publié: (2024)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
par: Liu, Shang, et autres
Publié: (2025)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
par: Qin, Kun, et autres
Publié: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
par: Chen, Lu, et autres
Publié: (2025)

FormalRTL: Verified RTL Synthesis at Scale
par: Li, Kezhi, et autres
Publié: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
par: Xu, Ke, et autres
Publié: (2024)

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
par: Farnaghinejad, Behnam, et autres
Publié: (2025)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
par: Zoni, Davide, et autres
Publié: (2025)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
par: Ye, Junhao, et autres
Publié: (2025)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
par: Xie, Yanyue, et autres
Publié: (2024)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
par: Tan, Yan, et autres
Publié: (2026)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
par: Li, Chengxi, et autres
Publié: (2025)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
par: Li, Chongxiao, et autres
Publié: (2024)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
par: Yu, Zhongzhi, et autres
Publié: (2025)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
par: Liu, Jiale, et autres
Publié: (2026)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
par: Chang, Fu-Chieh, et autres
Publié: (2026)

Extend IVerilog to Support Batch RTL Fault Simulation
par: Tang, Jiaping, et autres
Publié: (2025)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
par: Ye, Junhao, et autres
Publié: (2026)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
par: Akyash, Mohammad, et autres
Publié: (2025)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
par: Allam, Ahmed, et autres
Publié: (2024)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
par: Deng, Chenhui, et autres
Publié: (2026)

RTL Verification for Secure Speculation Using Contract Shadow Logic
par: Tan, Qinhan, et autres
Publié: (2024)

ROVER: RTL Optimization via Verified E-Graph Rewriting
par: Coward, Samuel, et autres
Publié: (2024)

RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version)
par: Zhu, Yan, et autres
Publié: (2026)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
par: Fang, Wenji, et autres
Publié: (2026)

DeepRTL2: A Versatile Model for RTL-Related Tasks
par: Liu, Yi, et autres
Publié: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
par: Fang, Wenji, et autres
Publié: (2024)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
par: Tsai, Yun-Da, et autres
Publié: (2023)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
par: Emami, Mahyar, et autres
Publié: (2023)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
par: Ifrim, Rares, et autres
Publié: (2025)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
par: Chang, Che-Ming, et autres
Publié: (2026)

A Memory-Efficient Retrieval Architecture for RAG-Enabled Wearable Medical LLMs-Agents
par: Liao, Zhipeng, et autres
Publié: (2025)