Cover Image

PRACtical: Subarray-Level Counter Update and Bank-Level Recovery Isolation for Efficient PRAC Rowhammer Mitigation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Nazaraliyev, Ravan, Ganjisaffar, Saber, Nazaraliyev, Nurlan, Abu-Ghazaleh, Nael
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
by: Pathak, Karan, et al.
Published: (2026)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026)

XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
by: Moon, Sabrina Hassan, et al.
Published: (2026)

Efficient FIR filtering with Bit Layer Multiply Accumulator
by: Liguori, Vincenzo
Published: (2024)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
by: Qian, Xingyue, et al.
Published: (2024)

Novel Efficient Scalable QCA XOR and Full Adder Designs
by: Safaiezadeh, Behrouz, et al.
Published: (2023)

Lifetime-Aware Design for Item-Level Intelligence at the Extreme Edge
by: Prakash, Shvetank, et al.
Published: (2025)

A System Level Performance Evaluation for Superconducting Digital Systems
by: Kundu, Joyjit, et al.
Published: (2024)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
by: Faryabi, Mohsen, et al.
Published: (2024)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
by: Chen, Yibo, et al.
Published: (2025)

HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
by: Guo, Xiaorang, et al.
Published: (2023)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
by: Lai, Yu-Hong, et al.
Published: (2025)

Power-Area Efficient Serial IMPLY-based 4:2 Compressor Applied in Data-Intensive Applications
by: Bagheralmoosavi, Bahareh, et al.
Published: (2024)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
by: Dong, Ke, et al.
Published: (2026)

C3-VQA: Cryogenic Counter-based Co-processor for Variational Quantum Algorithms
by: Ueno, Yosuke, et al.
Published: (2024)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
by: Biswas, Rudra, et al.
Published: (2025)

Pinball: A Cryogenic Predecoder for Surface Code Decoding Under Circuit-Level Noise
by: Knapen, Alexander, et al.
Published: (2025)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
by: Miao, Tianci, et al.
Published: (2025)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
by: Wang, Xiaoke, et al.
Published: (2025)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
by: Parekh, Varun Darshana, et al.
Published: (2025)

Opportunities and Challenges for 3D Systems and Their Design
by: Emma, Philip, et al.
Published: (2025)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
by: Magierowski, Sebastian, et al.
Published: (2025)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
by: Desai, Mahek, et al.
Published: (2025)

Vital Signs Monitoring with mmWave OFDM JCAS System
by: Dobosz, Jakub, et al.
Published: (2025)

Architectural and System Implications of CXL-enabled Tiered Memory
by: Yang, Yujie, et al.
Published: (2025)

Fully Automated Verification Framework for Configurable IPs: From Requirements to Results
by: Zhang, Shuhang, et al.
Published: (2025)

A Low-Cost Reliable Racetrack Cache Based on Data Compression
by: Cheshmikhani, Elham, et al.
Published: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
by: Li, Peijing, et al.
Published: (2025)

Function Approximation Using Analog Building Blocks in Flexible Electronics
by: Duarte, Paula Carolina Lozano, et al.
Published: (2025)

Solving the compute crisis with physics-based ASICs
by: Aifer, Maxwell, et al.
Published: (2025)

Scaling up Reversible Logic with HKI Superconducting Inductors
by: DeBenedictis, Erik P.
Published: (2025)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
by: Liu, Yongxiang, et al.
Published: (2025)

Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
by: Paria, Sudipta, et al.
Published: (2025)

Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
by: Narla, Siri, et al.
Published: (2025)

Flexing RISC-V Instruction Subset Processors to Extreme Edge
by: Raisiardali, Alireza, et al.
Published: (2025)

$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
by: Hakert, Christian, et al.
Published: (2025)

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
by: Gonul, Yilmaz Ege, et al.
Published: (2025)