Imagen de Portada

GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Bouvier, Maxence, Amaudruz, Ryan, Arnold, Felix, Andri, Renzo, Cavigelli, Lukas
Formato:	Preprint
Publicado:	2025
Materias:	Machine Learning Artificial Intelligence Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

The Art of Beating the Odds with Predictor-Guided Random Design Space Exploration
por: Arnold, Felix, et al.
Publicado: (2025)

Explicit Sign-Magnitude Encoders Enable Power-Efficient Multipliers
por: Arnold, Felix, et al.
Publicado: (2025)

Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor
por: Perotti, Matteo, et al.
Publicado: (2023)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
por: Perotti, Matteo, et al.
Publicado: (2022)

Stella Nera: A Differentiable Maddness-Based Hardware Accelerator for Efficient Approximate Matrix Multiplication
por: Schönleber, Jannis, et al.
Publicado: (2023)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Large Attention-Based Model Inference on Tile-Based Accelerators
por: Zhang, Chi, et al.
Publicado: (2026)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
por: Chowdhury, Md Rownak Hossain, et al.
Publicado: (2026)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
por: Prabhu, Kartik, et al.
Publicado: (2025)

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration
por: Ghosh, Arkapravo, et al.
Publicado: (2025)

SoberDSE: Sample-Efficient Design Space Exploration via Learning-Based Algorithm Selection
por: Xu, Lei, et al.
Publicado: (2026)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
por: Ren, Yi, et al.
Publicado: (2025)

GenPairX: A Hardware-Algorithm Co-Designed Accelerator for Paired-End Read Mapping
por: Eudine, Julien, et al.
Publicado: (2026)

Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators
por: Sakhuja, Chirag, et al.
Publicado: (2024)

Deep Recommender Models Inference: Automatic Asymmetric Data Flow Optimization
por: Ruggeri, Giuseppe, et al.
Publicado: (2025)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
por: Symons, Arne, et al.
Publicado: (2022)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
por: Iff, Patrick, et al.
Publicado: (2023)

Dynamic Power Control in a Hardware Neural Network with Error-Configurable MAC Units
por: Ghaderi, Maedeh, et al.
Publicado: (2024)

gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration
por: Fu, Zuoming, et al.
Publicado: (2025)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
por: Zhang, Jinsong, et al.
Publicado: (2025)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Efficient Multi-Head Attention on Tile-Based Many-PE Accelerators
por: Zhang, Chi, et al.
Publicado: (2025)

ApproxGNN: A Pretrained GNN for Parameter Prediction in Design Space Exploration for Approximate Computing
por: Vlcek, Ondrej, et al.
Publicado: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
por: Chen, Chen, et al.
Publicado: (2025)

Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting
por: Rinkinen, Mikael, et al.
Publicado: (2024)

Kugelblitz: Executable, Cost-Aware Design-Space Exploration for Programmable Packet Pipelines
por: Ageev, Artem, et al.
Publicado: (2023)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
por: Liao, Yuchao, et al.
Publicado: (2024)

SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
por: Diao, Haikang, et al.
Publicado: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
por: Machetti, Simone, et al.
Publicado: (2024)

ReGate: Enabling Power Gating in Neural Processing Units
por: Xue, Yuqi, et al.
Publicado: (2025)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
por: Vellaisamy, Prabhu, et al.
Publicado: (2026)

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
por: Zaeemi, Meysam, et al.
Publicado: (2026)

A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
por: Chaidos, Panagiotis, et al.
Publicado: (2025)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
por: Venkatachalam, Shanmuga, et al.
Publicado: (2026)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
por: Krupp, Lukas, et al.
Publicado: (2026)

Cool-3D: An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs
por: Wang, Runxi, et al.
Publicado: (2025)

Exploration of Low-Power Flexible Stress Monitoring Classifiers for Conformal Wearables
por: Afentaki, Florentia, et al.
Publicado: (2025)

Explainable Fuzzy Neural Network with Multi-Fidelity Reinforcement Learning for Micro-Architecture Design Space Exploration
por: Fan, Hanwei, et al.
Publicado: (2024)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
por: Aliyev, Ilkin, et al.
Publicado: (2024)

ACALSim: A Scalable Parallel Simulation Framework for High-Performance System Design Space Exploration
por: Lin, Wei-Fen, et al.
Publicado: (2026)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
por: Hayes, Oran, et al.
Publicado: (2026)