Image de couverture de livre

Automated HEMT Model Construction from Datasheets via Multi-Modal Intelligence and Prior-Knowledge-Free Optimization

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Peng, Yuang, Zhong, Jiarui, Zhang, Yang, Chen, Hong Cai
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

D2S-FLOW: Automated Parameter Extraction from Datasheets for SPICE Model Generation Using Large Language Models
par: Chen, Hong Cai, et autres
Publié: (2025)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
par: Chen, Hong Cai, et autres
Publié: (2024)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
par: Zhang, Weichuang, et autres
Publié: (2026)

Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
par: Ren, Yi, et autres
Publié: (2025)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
par: Yang, Tiantian, et autres
Publié: (2026)

CellE: Automated Standard Cell Library Extension via Equality Saturation
par: Ren, Yi, et autres
Publié: (2026)

Dissecting Conditional Branch Predictors of Apple Firestorm and Qualcomm Oryon for Software Optimization and Architectural Analysis
par: Chen, Jiajie, et autres
Publié: (2024)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
par: Xia, Yuhuan, et autres
Publié: (2026)

Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
par: Maji, Supriyo, et autres
Publié: (2024)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
par: Lyu, Hongqin, et autres
Publié: (2025)

IMMSched: Interruptible Multi-DNN Scheduling via Parallel Multi-Particle Optimizing Subgraph Isomorphism
par: Zhao, Boran, et autres
Publié: (2026)

RTGS: Real-Time 3D Gaussian Splatting SLAM via Multi-Level Redundancy Reduction
par: Li, Leshu, et autres
Publié: (2025)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
par: Cheng, Feng, et autres
Publié: (2025)

Automated SVA Generation with LLMs
par: Fu, Lik Tung, et autres
Publié: (2026)

DS2SC-Agent: A Multi-Agent Automated Pipeline for Rapid Chiplet Model Generation
par: Wu, Yiwei, et autres
Publié: (2026)

MAGNet: A Multi-Scale Attention-Guided Graph Fusion Network for DRC Violation Detection
par: Lu, Weihan, et autres
Publié: (2025)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
par: Li, Runkai, et autres
Publié: (2025)

RFAmpDesigner: A Self-Evolving Multi-Agent LLM Framework for Automated Radio Frequency Amplifier Design
par: Lu, Hang, et autres
Publié: (2026)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
par: Ren, Yi, et autres
Publié: (2025)

A$^3$PIM: An Automated, Analytic and Accurate Processing-in-Memory Offloader
par: Jiang, Qingcai, et autres
Publié: (2024)

RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning
par: Cao, Weidong, et autres
Publié: (2024)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
par: Qin, Xian Rong, et autres
Publié: (2026)

Optimizing and Exploring System Performance in Compact Processing-in-Memory-based Chips
par: Chen, Peilin, et autres
Publié: (2025)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
par: Zhang, Qijun, et autres
Publié: (2025)

Optimizing Scalable Multi-Cluster Architectures for Next-Generation Wireless Sensing and Communication
par: Riedel, Samuel, et autres
Publié: (2025)

DMSA: A Decentralized Microservice Architecture for Edge Networks
par: Chen, Yuang, et autres
Publié: (2025)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
par: Wang, Weiying, et autres
Publié: (2026)

Optimized Memory System Architecture for VESA VDC-M Decoder with Multi-Slice Support
par: Yang, Hannah, et autres
Publié: (2025)

Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
par: Potocnik, Viviane, et autres
Publié: (2024)

Federated Knowledge Distillation for Multi-Model Architectures Lithography Hotspot Detection
par: Li, Yuqi, et autres
Publié: (2025)

GauS: Differentiable Scheduling Optimization via Gaussian Reparameterization
par: Cai, Yaohui, et autres
Publié: (2026)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
par: Zhang, Qijun, et autres
Publié: (2024)

SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
par: Wang, Huizheng, et autres
Publié: (2024)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
par: Qi, Haomin, et autres
Publié: (2025)

Breaking the Tuning Barrier: Zero-Hyperparameters Yield Multi-Corner Analysis Via Learned Priors
par: Xing, Wei W., et autres
Publié: (2026)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
par: Chao, Zhiteng, et autres
Publié: (2025)

A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
par: Jiang, Xun, et autres
Publié: (2025)

A RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges
par: Zhong, Xinchao, et autres
Publié: (2024)

ConnChecker: Automated Root-Cause Analysis for Formal Connectivity Check via Graph
par: Tiep, Do Ngoc, et autres
Publié: (2026)