Cover Image

A Customized Memory-aware Architecture for Biological Sequence Alignment

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Akbari, Nasrin, Modarressi, Mehdi, Khadem, Alireza
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Emerging Technologies n/a C.3
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

AxLLM: accelerator architecture for large language models with computation reuse capability
by: Ahadi, Soroush, et al.
Published: (2025)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
by: Aghaei, Mahdi, et al.
Published: (2025)

Architectural and System Implications of CXL-enabled Tiered Memory
by: Yang, Yujie, et al.
Published: (2025)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
by: M, Amogh K, et al.
Published: (2025)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
by: Hajisadeghi, Amir M., et al.
Published: (2024)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
by: Yin, Ziang, et al.
Published: (2025)

SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
by: Zhang, Meng, et al.
Published: (2026)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
by: Lee, Ming-Yen, et al.
Published: (2025)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
by: Xie, Yanyue, et al.
Published: (2024)

Fault Tolerant Design of IGZO-based Binary Search ADCs
by: Duarte, Paula Carolina Lozano, et al.
Published: (2026)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
by: Magierowski, Sebastian, et al.
Published: (2025)

Computing High-Degree Polynomial Gradients in Memory
by: Bhattacharya, T., et al.
Published: (2024)

SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
by: Razmkhah, Sasan, et al.
Published: (2024)

Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
by: Churnock, Paul
Published: (2025)

Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
by: Li, Peijing, et al.
Published: (2025)

CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
by: Sudarshan, Chetan Choppali, et al.
Published: (2026)

A WASM-Subset Stack Architecture for Low-cost FPGAs using Open-Source EDA Flows
by: Chakrabarti, Aradhya
Published: (2025)

A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
by: Dizabadi, Naser Khatti, et al.
Published: (2026)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
by: Sedaghatgoo, Ali, et al.
Published: (2024)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

FPIA: Field-Programmable Ising Arrays with In-Memory Computing
by: Hutchinson, George Higgins, et al.
Published: (2024)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
by: Leon, Vasileios, et al.
Published: (2024)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
by: Wang, Yanjing, et al.
Published: (2024)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
by: GS, Nitesh Narayana, et al.
Published: (2024)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
by: Qian, Xingyue, et al.
Published: (2024)

Count2Multiply: Reliable In-Memory High-Radix Counting
by: de Lima, João Paulo Cardoso, et al.
Published: (2024)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
by: Narla, Siri, et al.
Published: (2025)

Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
by: Choudhary, Yousuf, et al.
Published: (2026)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
by: Katti, Prabodh, et al.
Published: (2024)

Flexing RISC-V Instruction Subset Processors to Extreme Edge
by: Raisiardali, Alireza, et al.
Published: (2025)

Function Approximation Using Analog Building Blocks in Flexible Electronics
by: Duarte, Paula Carolina Lozano, et al.
Published: (2025)

Toward Digital Twins in 3D IC Packaging: A Critical Review of Physics, Data, and Hybrid Architectures
by: Datta, Gourab, et al.
Published: (2026)

Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
by: Chen, Guan-Cheng, et al.
Published: (2025)

SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
by: Desai, Mahek, et al.
Published: (2025)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
by: Pathak, Karan, et al.
Published: (2026)

XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
by: Moon, Sabrina Hassan, et al.
Published: (2026)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
by: Vadlamani, Madhav, et al.
Published: (2026)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
by: Narla, Siri, et al.
Published: (2024)

Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
by: Narla, Siri, et al.
Published: (2024)