Copertina

GSIM: Accelerating RTL Simulation for Large-Scale Designs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Chen, Lu, Zhao, Dingyi, Yu, Zihao, Sun, Ninghui, Bao, Yungang
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
di: Emami, Mahyar, et al.
Pubblicazione: (2023)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
di: Allam, Ahmed, et al.
Pubblicazione: (2024)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
di: Liu, Shang, et al.
Pubblicazione: (2025)

RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version)
di: Zhu, Yan, et al.
Pubblicazione: (2026)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
di: Zhong, Yang, et al.
Pubblicazione: (2025)

Extend IVerilog to Support Batch RTL Fault Simulation
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
di: Zhou, Jie, et al.
Pubblicazione: (2025)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
di: Huo, Juncheng, et al.
Pubblicazione: (2025)

Assessing Large Language Models in Generating RTL Design Specifications
di: Huang, Hung-Ming, et al.
Pubblicazione: (2025)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
di: Deng, Chenhui, et al.
Pubblicazione: (2025)

Benchmarking for Single Feature Attribution with Microarchitecture Cliffs
di: Zhen, Hao, et al.
Pubblicazione: (2026)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
di: Sarkar, Rishov, et al.
Pubblicazione: (2025)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
di: Li, Chengxi, et al.
Pubblicazione: (2025)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
di: Tsai, Yun-Da, et al.
Pubblicazione: (2023)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
di: Zhu, Jingchen, et al.
Pubblicazione: (2024)

Hot-LEGO: Architect Microfluidic Cooling Equipped 3DICs with Pre-RTL Thermal Simulation
di: Wang, Runxi, et al.
Pubblicazione: (2024)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
di: Zoni, Davide, et al.
Pubblicazione: (2025)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
di: Krupp, Lukas, et al.
Pubblicazione: (2026)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
di: Xia, Yuhuan, et al.
Pubblicazione: (2026)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

Automated Multi-Agent Workflows for RTL Design
di: Bhattaram, Amulya, et al.
Pubblicazione: (2025)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
di: Huang, Wei-Hsing, et al.
Pubblicazione: (2025)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
di: Deng, Chenhui, et al.
Pubblicazione: (2026)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
di: Fang, Wenji, et al.
Pubblicazione: (2026)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
di: Wang, Xinyu, et al.
Pubblicazione: (2024)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
di: Qi, Haomin, et al.
Pubblicazione: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
di: Zhao, Yujie, et al.
Pubblicazione: (2024)

Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization
di: Wu, Fenghua, et al.
Pubblicazione: (2025)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
di: Sehm, Robin, et al.
Pubblicazione: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
di: Tan, Qinhan, et al.
Pubblicazione: (2024)

ROVER: RTL Optimization via Verified E-Graph Rewriting
di: Coward, Samuel, et al.
Pubblicazione: (2024)

EDA-Aware RTL Generation with Large Language Models
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
di: Ifrim, Rares, et al.
Pubblicazione: (2025)