Lightweight Fault Detection Architecture for NTT on FPGA
Fuente:
arXiv
Guardado en:
| Autores principales: | Paul, Rourab, Baidya, Paresh, Guha, Krishnendu |
|---|---|
| Formato: | Preprint |
| Publicado: |
2025
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Energy-Efficient NTT Sampler for Kyber Benchmarked on FPGA
por: Baidya, Paresh, et al.
Publicado: (2025)
por: Baidya, Paresh, et al.
Publicado: (2025)
Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
por: Paul, Rourab, et al.
Publicado: (2026)
por: Paul, Rourab, et al.
Publicado: (2026)
Near Threshold Computation of Partitioned Ring Learning With Error (RLWE) Post Quantum Cryptography on Reconfigurable Architecture
por: Baidya, Paresh, et al.
Publicado: (2022)
por: Baidya, Paresh, et al.
Publicado: (2022)
Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
por: Baidya, Paresh, et al.
Publicado: (2025)
por: Baidya, Paresh, et al.
Publicado: (2025)
Hacking the Fabric: Targeting Partial Reconfiguration for Fault Injection in FPGA Fabrics
por: Chaudhuri, Jayeeta, et al.
Publicado: (2024)
por: Chaudhuri, Jayeeta, et al.
Publicado: (2024)
Quantum AI Algorithm Development for Enhanced Cybersecurity: A Hybrid Approach to Malware Detection
por: Joshi, Tanya, et al.
Publicado: (2025)
por: Joshi, Tanya, et al.
Publicado: (2025)
MAESTROCUT: Dynamic, Noise-Adaptive, and Secure Quantum Circuit Cutting on Near-Term Hardware
por: Punch, Samuel, et al.
Publicado: (2025)
por: Punch, Samuel, et al.
Publicado: (2025)
Adaptive t Design Dummy-Gate Obfuscation for Cryogenic Scale Enforcement
por: Punch, Samuel, et al.
Publicado: (2025)
por: Punch, Samuel, et al.
Publicado: (2025)
Blockchain-Envisioned Post-Quantum Secure Sanitizable Signature for Audit Logs Management
por: Srivastava, Vikas, et al.
Publicado: (2023)
por: Srivastava, Vikas, et al.
Publicado: (2023)
@NTT: Algorithm-Targeted NTT hardware acceleration via Design-Time Constant Optimization
por: Nabeel, Mohammed, et al.
Publicado: (2026)
por: Nabeel, Mohammed, et al.
Publicado: (2026)
PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
por: Tan, Weihang, et al.
Publicado: (2023)
por: Tan, Weihang, et al.
Publicado: (2023)
Prime-Field PINI: Machine-Checked Composition Theorems for Post-Quantum NTT Masking
por: Iskander, Ray, et al.
Publicado: (2026)
por: Iskander, Ray, et al.
Publicado: (2026)
Cyber Security in Containerization Platforms: A Comparative Study of Security Challenges, Measures and Best Practices
por: Adhikari, Sohome, et al.
Publicado: (2024)
por: Adhikari, Sohome, et al.
Publicado: (2024)
Ramp Up NTT in Record Time using GPU-Accelerated Algorithms and LLM-based Code Generation
por: Cui, Yu, et al.
Publicado: (2025)
por: Cui, Yu, et al.
Publicado: (2025)
Fresh Masking Makes NTT Pipelines Composable: Machine-Checked Proofs for Arithmetic Masking in PQC Hardware
por: Iskander, Ray, et al.
Publicado: (2026)
por: Iskander, Ray, et al.
Publicado: (2026)
Efficient Fault Detection Architectures for Modular Exponentiation Targeting Cryptographic Applications Benchmarked on FPGAs
por: Aghapour, Saeed, et al.
Publicado: (2024)
por: Aghapour, Saeed, et al.
Publicado: (2024)
Structural Dependency Analysis for Masked NTT Hardware: Scalable Pre-Silicon Verification of Post-Quantum Cryptographic Accelerators
por: Iskander, Ray, et al.
Publicado: (2026)
por: Iskander, Ray, et al.
Publicado: (2026)
HF-NTT: Hazard-Free Dataflow Accelerator for Number Theoretic Transform
por: Meng, Xiangchen, et al.
Publicado: (2024)
por: Meng, Xiangchen, et al.
Publicado: (2024)
A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN
por: Khandelwal, Shashwat, et al.
Publicado: (2024)
por: Khandelwal, Shashwat, et al.
Publicado: (2024)
Secure eFPGA-Enabled Edge LLM Inference: Architectural and Hardware Countermeasures
por: Das, Voktho, et al.
Publicado: (2026)
por: Das, Voktho, et al.
Publicado: (2026)
FLARE: Fault Attack Leveraging Address Reconfiguration Exploits in Multi-Tenant FPGAs
por: Chaudhuri, Jayeeta, et al.
Publicado: (2025)
por: Chaudhuri, Jayeeta, et al.
Publicado: (2025)
GDNTT: an Area-Efficient Parallel NTT Accelerator Using Glitch-Driven Near-Memory Computing and Reconfigurable 10T SRAM
por: Ding, Hengyu, et al.
Publicado: (2025)
por: Ding, Hengyu, et al.
Publicado: (2025)
TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization
por: Mashnoor, Nowfel, et al.
Publicado: (2025)
por: Mashnoor, Nowfel, et al.
Publicado: (2025)
HexaMorphHash HMH- Homomorphic Hashing for Secure and Efficient Cryptographic Operations in Data Integrity Verification
por: Das, Krishnendu
Publicado: (2025)
por: Das, Krishnendu
Publicado: (2025)
From Precise to Random: A Systematic Differential Fault Analysis of the Lightweight Block Cipher Lilliput
por: Xie, Peipei, et al.
Publicado: (2026)
por: Xie, Peipei, et al.
Publicado: (2026)
A Fast-Detection and Fault-Correction Algorithm against Persistent Fault Attack
por: Cheng, Yukun, et al.
Publicado: (2021)
por: Cheng, Yukun, et al.
Publicado: (2021)
PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
por: Swaroopa, Sneha, et al.
Publicado: (2025)
por: Swaroopa, Sneha, et al.
Publicado: (2025)
Arca: A Lightweight Confidential Container Architecture for Cloud-Native Environments
por: Lu, Di, et al.
Publicado: (2026)
por: Lu, Di, et al.
Publicado: (2026)
Large Language Models in the IoT Ecosystem -- A Survey on Security Challenges and Applications
por: Khatiwada, Kushal, et al.
Publicado: (2025)
por: Khatiwada, Kushal, et al.
Publicado: (2025)
The Equivalence of Fast Algorithms for Convolution, Parallel FIR Filters, Polynomial Modular Multiplication, and Pointwise Multiplication in DFT/NTT Domain
por: Parhi, Keshab K.
Publicado: (2025)
por: Parhi, Keshab K.
Publicado: (2025)
LATENT: LLM-Augmented Trojan Insertion and Evaluation Framework for Analog Netlist Topologies
por: Chaudhuri, Jayeeta, et al.
Publicado: (2025)
por: Chaudhuri, Jayeeta, et al.
Publicado: (2025)
Logical Maneuvers: Detecting and Mitigating Adversarial Hardware Faults in Space
por: Dana, Fatemeh Khojasteh, et al.
Publicado: (2025)
por: Dana, Fatemeh Khojasteh, et al.
Publicado: (2025)
A PUF-Based Security Framework for Fault and Intrusion Detection
por: Oun, Ahmed, et al.
Publicado: (2026)
por: Oun, Ahmed, et al.
Publicado: (2026)
Deep Learning-Assisted Improved Differential Fault Attacks on Lightweight Stream Ciphers
por: Lim, Kok Ping, et al.
Publicado: (2026)
por: Lim, Kok Ping, et al.
Publicado: (2026)
Stealing Maggie's Secrets -- On the Challenges of IP Theft Through FPGA Reverse Engineering
por: Klix, Simon, et al.
Publicado: (2023)
por: Klix, Simon, et al.
Publicado: (2023)
Explicit cost analysis of Toom-4 multiplication for incomplete NTT in lattice-based cryptography
por: Oku, Sakura, et al.
Publicado: (2026)
por: Oku, Sakura, et al.
Publicado: (2026)
A Hybrid AI-based and Rule-based Approach to DICOM De-identification: A Solution for the MIDI-B Challenge
por: Haghiri, Hamideh, et al.
Publicado: (2025)
por: Haghiri, Hamideh, et al.
Publicado: (2025)
Efficient and Lightweight In-memory Computing Architecture for Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2022)
por: Ajmi, Hala, et al.
Publicado: (2022)
Gotcha! I Know What You are Doing on the FPGA Cloud: Fingerprinting Co-Located Cloud FPGA Accelerators via Measuring Communication Links
por: Fang, Chongzhou, et al.
Publicado: (2023)
por: Fang, Chongzhou, et al.
Publicado: (2023)
Botnet Detection on CTU-13 Using Lightweight Machine Learning Models
por: Gurappa, Subhash, et al.
Publicado: (2026)
por: Gurappa, Subhash, et al.
Publicado: (2026)
Ejemplares similares
-
Energy-Efficient NTT Sampler for Kyber Benchmarked on FPGA
por: Baidya, Paresh, et al.
Publicado: (2025) -
Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
por: Paul, Rourab, et al.
Publicado: (2026) -
Near Threshold Computation of Partitioned Ring Learning With Error (RLWE) Post Quantum Cryptography on Reconfigurable Architecture
por: Baidya, Paresh, et al.
Publicado: (2022) -
Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
por: Baidya, Paresh, et al.
Publicado: (2025) -
Hacking the Fabric: Targeting Partial Reconfiguration for Fault Injection in FPGA Fabrics
por: Chaudhuri, Jayeeta, et al.
Publicado: (2024)