Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems

Documenti analoghi

• Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
  di: Galimberti, Andrea, et al.
  Pubblicazione: (2024)
• A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
  di: Montanaro, Gabriele, et al.
  Pubblicazione: (2024)
• An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
  di: Zoni, Davide, et al.
  Pubblicazione: (2024)
• The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs
  di: Galli, Davide, et al.
  Pubblicazione: (2024)
• A Benchmarking Platform for DDR4 Memory Performance in Data-Center-Class FPGAs
  di: Galimberti, Andrea, et al.
  Pubblicazione: (2025)