Cover Image

Channel-Coherence-Adaptive Two-Stage Fully Digital Combining for mmWave MIMO Systems

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Khorsandmanesh, Yasaman, Björnson, Emil, Jaldén, Joakim, Lindoff, Bengt
Format:	Preprint
Published:	2025
Subjects:	Signal Processing Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Beam-Coherence-Aware Two-Stage Digital Combining for mmWave MU-MIMO Systems
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)

Splitting Precoding with Subspace Selection and Quantized Refinement for Massive MIMO
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)

Quantized Precoding for Maximizing Sum Rate in MU-MIMO Systems with Constrained Fronthaul
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)

Fronthaul Quantization-Aware MU-MIMO Precoding for Sum Rate Maximization
by: Khorsandmanesh, Yasaman, et al.
Published: (2024)

Joint Uplink-Downlink Fronthaul Bit Allocation in Fronthaul-Limited Massive MU-MIMO Systems
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)

Low-Complexity Beamspace Channel Denoiser for mmWave Massive MIMO with Low-Resolution ADCs
by: Park, Hanyoung, et al.
Published: (2026)

Beamspace Equalization for mmWave Massive MIMO: Algorithms and VLSI Implementations
by: Mirfarshbafan, Seyed Hadi, et al.
Published: (2025)

Noncontact Multi-Point Vital Sign Monitoring with mmWave MIMO Radar
by: Ren, Wei, et al.
Published: (2024)

Joint Discrete Precoding and RIS Optimization for RIS-Assisted MU-MIMO Communication Systems
by: Ramezani, Parisa, et al.
Published: (2024)

A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
by: Nonaca, Darja, et al.
Published: (2024)

A Jammer-Mitigating 267 Mb/s 3.78 mm$^2$ 583 mW 32$\times$8 Multi-User MIMO Receiver in 22FDX
by: Bucheli, Florian, et al.
Published: (2024)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
by: Elmiger, Jonas, et al.
Published: (2025)

MSE Minimization in RIS-Aided MU-MIMO with Discrete Phase Shifts and Fronthaul Quantization
by: Ramezani, Parisa, et al.
Published: (2024)

Analysis of Quantization Noise Suppression Gains in Digital Phased Arrays
by: Kennerland, Erik, et al.
Published: (2024)

MEDUSA: Scalable Biometric Sensing in the Wild through Distributed MIMO Radars
by: Li, Yilong, et al.
Published: (2023)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
by: Sharma, Animesh, et al.
Published: (2024)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
by: Ding, Tingyu, et al.
Published: (2025)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
by: Iancu, Dumitra, et al.
Published: (2025)

Low-rank Preconditioning in Beamspace Domain For Massive MU-MIMO Long-Term Beamforming
by: Kiani, Amirreza, et al.
Published: (2026)

Interference Suppression for Massive MU-MIMO Long-Term Beamforming with Matrix Inversion Approximation
by: Kiani, Amirreza, et al.
Published: (2026)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
by: Wang, Huizheng, et al.
Published: (2025)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
by: Liu, Mengxi, et al.
Published: (2023)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
by: Wang, Huizheng, et al.
Published: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
by: Darvishi, Mostafa
Published: (2025)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
by: Ray, Yudhajit, et al.
Published: (2024)

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
by: Nonaca, Darja, et al.
Published: (2025)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
by: Versluis, Manno, et al.
Published: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
by: Yu, Jianyi, et al.
Published: (2025)

InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
by: Puluckul, Priyesh Pappinisseri, et al.
Published: (2024)

RRAM-Based Analog Matrix Computing for Massive MIMO Signal Processing: A Review
by: Zuo, Pushen, et al.
Published: (2025)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
by: Darvishi, Mostafa
Published: (2025)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
by: Wang, Hao, et al.
Published: (2024)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
by: Bhattacharjya, Rajat, et al.
Published: (2023)

Spectral Impact of Mismatches in Interleaved ADCs
by: Guichemerre, Jérémy, et al.
Published: (2026)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
by: Sbrana, Christian, et al.
Published: (2024)

Fixed-Throughput GRAND with FIFO Scheduling
by: Christen, Filippo, et al.
Published: (2025)

Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
by: Gong, Pingzhu, et al.
Published: (2024)

Design and In-training Optimization of Binary Search ADC for Flexible Classifiers
by: Duarte, Paula Carolina Lozano, et al.
Published: (2024)

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
by: Shin, Taeho, et al.
Published: (2022)