Copertina

ECOLogic: Enabling Circular, Obfuscated, and Adaptive Logic via eFPGA-Augmented SoCs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Tashdid, Ishraq, Saiham, Dewan, Anjum, Nafisa, Farheen, Tasnuva, Rahman, Sazadur
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Emerging Technologies C.3; B.6; B.7.1
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

InterPUF: Distributed Authentication via Physically Unclonable Functions and Multi-party Computation for Reconfigurable Interposers
di: Tashdid, Ishraq, et al.
Pubblicazione: (2026)

AuthenTree: A Scalable MPC-Based Distributed Trust Architecture for Chiplet-based Heterogeneous Systems
di: Tashdid, Ishraq, et al.
Pubblicazione: (2025)

SAFE-SiP: Secure Authentication Framework for System-in-Package Using Multi-party Computation
di: Tashdid, Ishraq, et al.
Pubblicazione: (2025)

Leveraging Photonic Interconnects for Scalable and Efficient Fully Homomorphic Encryption
di: Saiham, Dewan, et al.
Pubblicazione: (2025)

Time Domain Near Memory Computing Engine
di: Antal, Sarthak, et al.
Pubblicazione: (2026)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
di: Ojika, Dave, et al.
Pubblicazione: (2025)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
di: Abouagour, Faris
Pubblicazione: (2026)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
di: Magierowski, Sebastian, et al.
Pubblicazione: (2025)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
di: Li, Peijing, et al.
Pubblicazione: (2025)

Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review
di: Li, Richie
Pubblicazione: (2025)

TOM: A Ternary Read-only Memory Accelerator for LLM-powered Edge Intelligence
di: Guan, Hongyi, et al.
Pubblicazione: (2026)

NeuroPDE: A Neuromorphic PDE Solver Based on Spintronic and Ferroelectric Devices
di: Fu, Siqing, et al.
Pubblicazione: (2025)

Monolithic 3D FPGAs Utilizing Back-End-of-Line Configuration Memories
di: Waqar, Faaiq, et al.
Pubblicazione: (2025)

Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer
di: Li, Richie, et al.
Pubblicazione: (2025)

Non-interfering On-line and In-field SoC Testing
di: Strauch, Tobias
Pubblicazione: (2024)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
di: Zhang, Yuhan, et al.
Pubblicazione: (2026)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
di: Kang, Hyun Woo, et al.
Pubblicazione: (2025)

SoK: Securing the Final Frontier for Cybersecurity in Space-Based Infrastructure
di: Anjum, Nafisa, et al.
Pubblicazione: (2025)

CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms
di: Waqar, Faaiq, et al.
Pubblicazione: (2025)

A Spatio-Temporal Graph Neural Networks Approach for Predicting Silent Data Corruption inducing Circuit-Level Faults
di: Wei, Shaoqi, et al.
Pubblicazione: (2025)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
di: Aspros, Maxime Henri, et al.
Pubblicazione: (2025)

RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
di: Kang, Hyunwoo
Pubblicazione: (2026)

Resource Optimized Quantum Squaring Circuit
di: Sultana, Afrin, et al.
Pubblicazione: (2024)

Scaling up Reversible Logic with HKI Superconducting Inductors
di: DeBenedictis, Erik P.
Pubblicazione: (2025)

A WASM-Subset Stack Architecture for Low-cost FPGAs using Open-Source EDA Flows
di: Chakrabarti, Aradhya
Pubblicazione: (2025)

Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories
di: Lee, Ming-Yen, et al.
Pubblicazione: (2025)

Minimal Neuron Circuits -- Part I: Resonators
di: Nabil, Amr, et al.
Pubblicazione: (2025)

Minimal Neuron Circuits: Bursters
di: Nabil, Amr, et al.
Pubblicazione: (2025)

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
di: Yildirim, Muhammed, et al.
Pubblicazione: (2025)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
di: Das, Debabrata, et al.
Pubblicazione: (2026)

TOP: Towards Open & Predictable Heterogeneous SoCs
di: Valente, Luca, et al.
Pubblicazione: (2024)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
di: Zhang, Xiameng, et al.
Pubblicazione: (2026)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
di: Choi, Suhyeong, et al.
Pubblicazione: (2024)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
di: M, Amogh K, et al.
Pubblicazione: (2025)

Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing
di: Guo, Xiaorang, et al.
Pubblicazione: (2024)

A Scalable Resource Management Layer for FPGA SoCs in 6G Radio Units
di: Bartzoudis, Nikolaos, et al.
Pubblicazione: (2025)

Scalable Connectivity for Ising Machines: Dense to Sparse
di: Sajeeb, M Mahmudul Hasan, et al.
Pubblicazione: (2025)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
di: Biswas, Rudra, et al.
Pubblicazione: (2025)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
di: Ho, Pin-Han, et al.
Pubblicazione: (2026)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
di: Hsu, Po-Kai, et al.
Pubblicazione: (2026)