relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
Fuente:
arXiv
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866912644994170880 |
|---|---|
| author | Rogenmoser, Michael Garofalo, Angelo Benini, Luca |
| author_facet | Rogenmoser, Michael Garofalo, Angelo Benini, Luca |
| contents | On-chip communication is a critical element of modern systems-on-chip (SoCs), allowing processor cores to interact with memory and peripherals. Interconnects require special care in radiation-heavy environments, as any soft error within the SoC interconnect is likely to cause a functional failure of the whole SoC. This work proposes relOBI, an extension to the Open Bus Interface (OBI) combining triple modular redundancy (TMR) for critical handshake signals with error correction codes (ECC) protection on other signals. Implementing and testing the reliable crossbar shows improved reliability to injected single faults from a vulnerability of 34.85 % to zero compared to the irredundant baseline, with an area increase of 2.6 $\times$. The area overhead is 1.8 $\times$ lower than that reported in the literature for fine-grained triplication and voting. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2508_05354 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication Rogenmoser, Michael Garofalo, Angelo Benini, Luca Hardware Architecture On-chip communication is a critical element of modern systems-on-chip (SoCs), allowing processor cores to interact with memory and peripherals. Interconnects require special care in radiation-heavy environments, as any soft error within the SoC interconnect is likely to cause a functional failure of the whole SoC. This work proposes relOBI, an extension to the Open Bus Interface (OBI) combining triple modular redundancy (TMR) for critical handshake signals with error correction codes (ECC) protection on other signals. Implementing and testing the reliable crossbar shows improved reliability to injected single faults from a vulnerability of 34.85 % to zero compared to the irredundant baseline, with an area increase of 2.6 $\times$. The area overhead is 1.8 $\times$ lower than that reported in the literature for fine-grained triplication and voting. |
| title | relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2508.05354 |