Image de couverture de livre

Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Ruotolo, Lorenzo, Orlandic, Lara, Yu, Pengbo, Brunion, Moritz, Pagliari, Daniele Jahier, Biswas, Dwaipayan, Ansaloni, Giovanni, Atienza, David, Ryckaert, Julien, Catthoor, Francky, Chen, Yukai
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications
par: Shi, Xinyu, et autres
Publié: (2026)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
par: Ruotolo, Lorenzo, et autres
Publié: (2026)

e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
par: Machetti, Simone, et autres
Publié: (2025)

Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
par: Carpentieri, Nicolò, et autres
Publié: (2024)

FlexVector: A SpMM Vector Processor with Flexible VRF for GCNs on Varying-Sparsity Graphs
par: Li, Bohan, et autres
Publié: (2026)

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
par: Papalamprou, Ilias, et autres
Publié: (2025)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
par: Yang, Simei, et autres
Publié: (2025)

Addressing memory bandwidth scalability in vector processors for streaming applications
par: Altayo, Jordi, et autres
Publié: (2025)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
par: Bueno, Nicolas, et autres
Publié: (2024)

SideDRAM evaluation framework
par: Medina Morillas, Rafael, et autres
Publié: (2025)

Thermal Implications of Non-Uniform Power in BSPDN-Enabled 2.5D/3D Chiplet-based Systems-in-Package using Nanosheet Technology
par: Chen, Yukai, et autres
Publié: (2025)

Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements
par: Shi, Xinyu, et autres
Publié: (2024)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
par: Machetti, Simone, et autres
Publié: (2025)

Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
par: Wang, Yuxuan, et autres
Publié: (2026)

Technology solutions targeting the performance of gen-AI inference in resource constrained platforms
par: Kundu, Joyjit, et autres
Publié: (2026)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
par: Liu, Qunyou, et autres
Publié: (2026)

HW-SW Optimization of DNNs for Privacy-preserving People Counting on Low-resolution Infrared Arrays
par: Risso, Matteo, et autres
Publié: (2024)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
par: Aspros, Maxime Henri, et autres
Publié: (2025)

Deep Recommender Models Inference: Automatic Asymmetric Data Flow Optimization
par: Ruggeri, Giuseppe, et autres
Publié: (2025)

Gem5-AcceSys: Enabling System-Level Exploration of Standard Interconnects for Novel Accelerators
par: Liu, Qunyou, et autres
Publié: (2025)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
par: Tirelli, Cristian, et autres
Publié: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
par: Pathak, Karan, et autres
Publié: (2026)

BETA: Automated Black-box Exploration for Timing Attacks in Processors
par: Chen, Congcong, et autres
Publié: (2024)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
par: Rosenfeld, Ilan, et autres
Publié: (2026)

MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs
par: Russo, Enrico, et autres
Publié: (2026)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
par: Machetti, Simone, et autres
Publié: (2024)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
par: Potocnik, Viviane, et autres
Publié: (2024)

Large Processor Chip Model
par: Chang, Kaiyan, et autres
Publié: (2025)

MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots
par: Amirshahi, Alireza, et autres
Publié: (2024)

SAMIPS: A Synthesised Asynchronous Processor
par: Zhang, Qianyi, et autres
Publié: (2024)

Banked Memories for Soft SIMT Processors
par: Langhammer, Martin, et autres
Publié: (2025)

Mitigating the Bandwidth Wall via Data-Streaming System-Accelerator Co-Design
par: Liu, Qunyou, et autres
Publié: (2026)

MatrixFlow: System-Accelerator co-design for high-performance transformer applications
par: Liu, Qunyou, et autres
Publié: (2025)

Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
par: Hamdi, Mohamed Amine, et autres
Publié: (2024)

Systolic Arrays and Structured Pruning Co-design for Efficient Transformers in Edge Systems
par: Palacios, Pedro, et autres
Publié: (2024)

A 950 MHz SIMT Soft Processor
par: Langhammer, Martin, et autres
Publié: (2025)

Hypervisor Extension for a RISC-V Processor
par: Gauchola, Jaume, et autres
Publié: (2024)

Implementation of Compute Intensive Algorithms on Software Configurable Processor
par: Ganesha, et autres
Publié: (2025)

Duet: Creating Harmony between Processors and Embedded FPGAs
par: Li, Ang, et autres
Publié: (2023)