Copertina

Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Ruotolo, Lorenzo, Orlandic, Lara, Yu, Pengbo, Brunion, Moritz, Pagliari, Daniele Jahier, Biswas, Dwaipayan, Ansaloni, Giovanni, Atienza, David, Ryckaert, Julien, Catthoor, Francky, Chen, Yukai
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications
di: Shi, Xinyu, et al.
Pubblicazione: (2026)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
di: Ruotolo, Lorenzo, et al.
Pubblicazione: (2026)

e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
di: Machetti, Simone, et al.
Pubblicazione: (2025)

Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
di: Carpentieri, Nicolò, et al.
Pubblicazione: (2024)

FlexVector: A SpMM Vector Processor with Flexible VRF for GCNs on Varying-Sparsity Graphs
di: Li, Bohan, et al.
Pubblicazione: (2026)

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
di: Papalamprou, Ilias, et al.
Pubblicazione: (2025)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
di: Yang, Simei, et al.
Pubblicazione: (2025)

Addressing memory bandwidth scalability in vector processors for streaming applications
di: Altayo, Jordi, et al.
Pubblicazione: (2025)

Improving the Representativeness of Simulation Intervals for the Cache Memory System
di: Bueno, Nicolas, et al.
Pubblicazione: (2024)

SideDRAM evaluation framework
di: Medina Morillas, Rafael, et al.
Pubblicazione: (2025)

Thermal Implications of Non-Uniform Power in BSPDN-Enabled 2.5D/3D Chiplet-based Systems-in-Package using Nanosheet Technology
di: Chen, Yukai, et al.
Pubblicazione: (2025)

Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements
di: Shi, Xinyu, et al.
Pubblicazione: (2024)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
di: Machetti, Simone, et al.
Pubblicazione: (2025)

Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
di: Wang, Yuxuan, et al.
Pubblicazione: (2026)

Technology solutions targeting the performance of gen-AI inference in resource constrained platforms
di: Kundu, Joyjit, et al.
Pubblicazione: (2026)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

HW-SW Optimization of DNNs for Privacy-preserving People Counting on Low-resolution Infrared Arrays
di: Risso, Matteo, et al.
Pubblicazione: (2024)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
di: Aspros, Maxime Henri, et al.
Pubblicazione: (2025)

Deep Recommender Models Inference: Automatic Asymmetric Data Flow Optimization
di: Ruggeri, Giuseppe, et al.
Pubblicazione: (2025)

Gem5-AcceSys: Enabling System-Level Exploration of Standard Interconnects for Novel Accelerators
di: Liu, Qunyou, et al.
Pubblicazione: (2025)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
di: Tirelli, Cristian, et al.
Pubblicazione: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
di: Caon, Michele, et al.
Pubblicazione: (2024)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
di: Pathak, Karan, et al.
Pubblicazione: (2026)

BETA: Automated Black-box Exploration for Timing Attacks in Processors
di: Chen, Congcong, et al.
Pubblicazione: (2024)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
di: Rosenfeld, Ilan, et al.
Pubblicazione: (2026)

MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs
di: Russo, Enrico, et al.
Pubblicazione: (2026)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
di: Machetti, Simone, et al.
Pubblicazione: (2024)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
di: Potocnik, Viviane, et al.
Pubblicazione: (2024)

Large Processor Chip Model
di: Chang, Kaiyan, et al.
Pubblicazione: (2025)

MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots
di: Amirshahi, Alireza, et al.
Pubblicazione: (2024)

SAMIPS: A Synthesised Asynchronous Processor
di: Zhang, Qianyi, et al.
Pubblicazione: (2024)

Banked Memories for Soft SIMT Processors
di: Langhammer, Martin, et al.
Pubblicazione: (2025)

Mitigating the Bandwidth Wall via Data-Streaming System-Accelerator Co-Design
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

MatrixFlow: System-Accelerator co-design for high-performance transformer applications
di: Liu, Qunyou, et al.
Pubblicazione: (2025)

Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
di: Hamdi, Mohamed Amine, et al.
Pubblicazione: (2024)

Systolic Arrays and Structured Pruning Co-design for Efficient Transformers in Edge Systems
di: Palacios, Pedro, et al.
Pubblicazione: (2024)

A 950 MHz SIMT Soft Processor
di: Langhammer, Martin, et al.
Pubblicazione: (2025)

Hypervisor Extension for a RISC-V Processor
di: Gauchola, Jaume, et al.
Pubblicazione: (2024)

Implementation of Compute Intensive Algorithms on Software Configurable Processor
di: Ganesha, et al.
Pubblicazione: (2025)

Duet: Creating Harmony between Processors and Embedded FPGAs
di: Li, Ang, et al.
Pubblicazione: (2023)