Image de couverture de livre

A Matrix Decomposition Method for Odd-Type Gaussian Normal Basis Multiplication

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Phalakarn, Kittiphon, Surarerks, Athasit
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

bitSMM: A bit-Serial Matrix Multiplication Accelerator
par: Antunes, Pedro, et autres
Publié: (2026)

Floating-Point Multiply-Add with Approximate Normalization for Low-Cost Matrix Engines
par: Alexandridis, Kosmas, et autres
Publié: (2024)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
par: Morales, José Juan Hernández, et autres
Publié: (2026)

Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
par: Ramírez, Cristian, et autres
Publié: (2024)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
par: Nojehdeh, Mohammadreza Esmali, et autres
Publié: (2025)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
par: Titopoulos, Vasileios, et autres
Publié: (2025)

DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity
par: Peltekis, Christodoulos, et autres
Publié: (2024)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2026)

Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
par: Raja, Tejas
Publié: (2024)

GUST: Graph Edge-Coloring Utilization for Accelerating Sparse Matrix Vector Multiplication
par: Gerami, Armin, et autres
Publié: (2024)

Fair and Square: Replacing One Real Multiplication with a Single Square and One Complex Multiplication with Three Squares When Performing Matrix Multiplication and Convolutions
par: Liguori, Vincenzo
Publié: (2026)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
par: Shan, Haoxuan, et autres
Publié: (2025)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
par: Su, Yuchao, et autres
Publié: (2025)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
par: Colagrande, Luca, et autres
Publié: (2025)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
par: Perotti, Matteo, et autres
Publié: (2024)

Sparse-on-Dense: Area and Energy-Efficient Computing of Sparse Neural Networks on Dense Matrix Multiplication Accelerators
par: Yoon, Hyunsung, et autres
Publié: (2026)

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
par: Le, Tran Xuan Hieu, et autres
Publié: (2024)

MANOJAVAM: A Scalable, Unified FPGA Accelerator for Matrix Multiplication and Singular Value Decomposition in Principal Component Analysis
par: Ramasubramanian, Srivaths, et autres
Publié: (2026)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
par: Xu, Zhihan, et autres
Publié: (2025)

HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models
par: Peng, Tianfan, et autres
Publié: (2025)

Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
par: Bosworth, Grant, et autres
Publié: (2025)

Investigating Energy Bounds of Analog Compute-in-Memory with Local Normalization
par: Rojkov, Brian, et autres
Publié: (2026)

A Tensor-Train Decomposition based Compression of LLMs on Group Vector Systolic Accelerator
par: Huang, Sixiao, et autres
Publié: (2025)

Basis Selection: Low-Rank Decomposition of Pretrained Large Language Models for Target Applications
par: Li, Yang, et autres
Publié: (2024)

Fast and Practical Strassen's Matrix Multiplication using FPGAs
par: Ahmad, Afzal, et autres
Publié: (2024)

SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
par: Parthasarathy, Rishab
Publié: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
par: Roy, Prithwish Basu, et autres
Publié: (2025)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

MatrixFlow: System-Accelerator co-design for high-performance transformer applications
par: Liu, Qunyou, et autres
Publié: (2025)

Virgo: Cluster-level Matrix Unit Integration in GPUs for Scalability and Energy Efficiency
par: Kim, Hansung, et autres
Publié: (2024)

FTTN: Feature-Targeted Testing for Numerical Properties of NVIDIA & AMD Matrix Accelerators
par: Li, Xinyi, et autres
Publié: (2024)

Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
par: Li, Jindong, et autres
Publié: (2024)

Karatsuba Matrix Multiplication and its Efficient Custom Hardware Implementations
par: Pogue, Trevor E., et autres
Publié: (2025)

ITERA-LLM: Boosting Sub-8-Bit Large Language Model Inference via Iterative Tensor Decomposition
par: Zheng, Keran, et autres
Publié: (2025)

CuLifter: Lifting GPU Binaries to Typed IR
par: Zhao, Jisheng, et autres
Publié: (2026)

GCC: A 3DGS Inference Architecture with Gaussian-Wise and Cross-Stage Conditional Processing
par: Pei, Minnan, et autres
Publié: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
par: Yu, Jianyi, et autres
Publié: (2025)

VESTA: A Versatile SNN-Based Transformer Accelerator with Unified PEs for Multiple Computational Layers
par: Chen, Ching-Yao, et autres
Publié: (2025)

Analog Solver Circuit for Linear Symmetric Positive-Definite Systems at a Complexity Independent of Matrix Size
par: Abdelaleim, Osama, et autres
Publié: (2025)