Cover Image

Ultra Ethernet's Design Principles and Architectural Innovations

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Hoefler, Torsten, Schramm, Karen, Spada, Eric, Underwood, Keith, Alexander, Cedell, Alverson, Bob, Bottorff, Paul, Caulfield, Adrian, Handley, Mark, Huang, Cathy, Raiciu, Costin, Kabbani, Abdul, Opsasnick, Eugene, Pan, Rong, Ran, Adee, Sohan, Rip
Format:	Preprint
Published:	2025
Subjects:	Networking and Internet Architecture Hardware Architecture Distributed, Parallel, and Cluster Computing Operating Systems Performance
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

In-Network Collective Operations: Game Changer or Challenge for AI Workloads?
by: Hoefler, Torsten, et al.
Published: (2026)

SMaRTT: Sender-based Marked Rapidly-adapting Trimmed & Timed Transport
by: Bonato, Tommaso, et al.
Published: (2024)

Spritz: Path-Aware Load Balancing in Low-Diameter Networks
by: Bonato, Tommaso, et al.
Published: (2026)

Prose-to-P4: Leveraging High Level Languages
by: Dumitru, Mihai-Valentin, et al.
Published: (2024)

REPS: Recycled Entropy Packet Spraying for Adaptive Load Balancing and Failure Mitigation
by: Bonato, Tommaso, et al.
Published: (2024)

FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
by: Iff, Patrick, et al.
Published: (2025)

Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal
by: Jiang, Wenqi, et al.
Published: (2024)

LRSCwait: Enabling Scalable and Efficient Synchronization in Manycore Systems through Polling-Free and Retry-Free Operation
by: Riedel, Samuel, et al.
Published: (2024)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
by: Iff, Patrick, et al.
Published: (2025)

Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
by: Iff, Patrick, et al.
Published: (2026)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
by: Iff, Patrick, et al.
Published: (2023)

A Gigabit, DMA-enhanced Open-Source Ethernet Controller for Mixed-Criticality Systems
by: Liang, Chaoqun, et al.
Published: (2024)

Silicone Ethernet (SEth): a Nervous System for Robotic Touch
by: Liu, Mengyao, et al.
Published: (2026)

The Throughput Gain of Hypercycle-level Resource Reservation for Time-Triggered Ethernet
by: Wang, Peng, et al.
Published: (2025)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
by: de la Rosa, Miguel Sánchez, et al.
Published: (2025)

STrack: A Reliable Multipath Transport for AI/ML Clusters
by: Le, Yanfang, et al.
Published: (2024)

RailX: A Flexible, Scalable, and Low-Cost Network Architecture for Hyper-Scale LLM Training Systems
by: Feng, Yinxiao, et al.
Published: (2025)

SDR-RDMA: Software-Defined Reliability Architecture for Planetary Scale RDMA Communication
by: Khalilov, Mikhail, et al.
Published: (2025)

Suitability of the Data Distribution Service for Next-Generation Ethernet-Based Agricultural Machinery Networking
by: Brodie, Samuel, et al.
Published: (2026)

L2 Ethernet Switch VLSI Implementation
by: Mishra, Aniruddh, et al.
Published: (2025)

An Extensible Software Transport Layer for GPU Networking
by: Zhou, Yang, et al.
Published: (2025)

Reliable Low-Delay Routing In Space with Routing-Oblivious LEO Satellites
by: Vissicchio, Stefano, et al.
Published: (2024)

An event-driven link-level simulator for validation of AFDX and Ethernet avionics networks
by: Vera-Soto, Pablo, et al.
Published: (2023)

FPsPIN: An FPGA-based Open-Hardware Research Platform for Processing in the Network
by: Schneider, Timo, et al.
Published: (2024)

EDM: An Ultra-Low Latency Ethernet Fabric for Memory Disaggregation
by: Su, Weigao, et al.
Published: (2024)

Flowcut Switching: High-Performance Adaptive Routing with In-Order Delivery Guarantees
by: Bonato, Tommaso, et al.
Published: (2025)

Hazel: Secure and Efficient Disaggregated Storage
by: Chrapek, Marcin, et al.
Published: (2025)

Sequential Entanglement-Swapping assisted by Quantum Protocol over Ethernet Networks
by: Chen-Hu, Kun, et al.
Published: (2025)

Confidential LLM Inference: Performance and Cost Across CPU and GPU TEEs
by: Chrapek, Marcin, et al.
Published: (2025)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
by: Purini, Suresh, et al.
Published: (2025)

Linear Complexity Fermionic Simulation on Quantum Devices with Hardware Connectivity Constraints
by: Gao, Xiangyu, et al.
Published: (2026)

Dalla prefabbricazione d’importazione all’industrializzazione <i>made in Italy</i>
by: Laura, Greco, et al.
Published: (2026)

Design in Tiles: Automating GEMM Deployment on Tile-Based Many-PE Accelerators
by: Shen, Aofeng, et al.
Published: (2025)

I've Got 99 Problems But FLOPS Ain't One
by: Gherghescu, Alexandru M., et al.
Published: (2024)

Fast-Locking and High-Resolution Mixed-Mode DLL with Binary Search and Clock Failure Detection for Wide Frequency Ranges in 3-nm FinFET CMOS
by: Wainstein, Nicolás, et al.
Published: (2025)

I Balcani occidentali tra romanico e bizantino
by: Filipović, Aleksandra
Published: (2022)

Chameleon: a Heterogeneous and Disaggregated Accelerator System for Retrieval-Augmented Language Models
by: Jiang, Wenqi, et al.
Published: (2023)

A High-Performance Design, Implementation, Deployment, and Evaluation of The Slim Fly Network
by: Blach, Nils, et al.
Published: (2023)

Conjunto de notas de leitura de processos relativos a "Escuela Oficial de Idiomas, Écija", existentes no Archivo Municipal de Écija, em Écija (Sevilla)
by: Rosado, Ana Costa
Published: (2024)

FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays
by: Rahoof, Abdul, et al.
Published: (2025)