A 28nm Multiply-Accumulate ASIC Architecture for On-Chip Data Compression in MHz Frame Rate X-ray and Electron Pixel Detectors
Fuente:
arXiv
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2025
|
| Schlagworte: | |
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866914083361521664 |
|---|---|
| author | Rasheedi, Rami Contini, Nicholas Gharib, Mohamed Adel Strempfer, Sebastian Gnanasekaran, Senthil Abdelzaher, Salma Guruswamy, Tejas Yoshii, Kazutomo Hammer, Mike Shi, Henry Chen, Yu-Sheng Rota, Lorenzo Doering, Dionisio Dragone, Angelo Zhou, Tao Miceli, Antonino |
| author_facet | Rasheedi, Rami Contini, Nicholas Gharib, Mohamed Adel Strempfer, Sebastian Gnanasekaran, Senthil Abdelzaher, Salma Guruswamy, Tejas Yoshii, Kazutomo Hammer, Mike Shi, Henry Chen, Yu-Sheng Rota, Lorenzo Doering, Dionisio Dragone, Angelo Zhou, Tao Miceli, Antonino |
| contents | Modern X-ray detector systems urgently require compact, efficient, and fast data compression schemes to handle the transmission of big data from pixel arrays, enabling frame rates in the MHz regime. In this work, a data compression ASIC that implements a streaming fixed-length lossy compression scheme is introduced and analyzed, proving the feasibility and benefits of on-chip compression. The compression scheme utilizes a vector matrix product logic, which performs a number of floating-point multiplications, additions, and accumulations. The logic is verified, synthesized, and shown to fit in the area resource available for the X-ray detector under study, which comprises 192 x 168 pixels each of 12-bit width, and having a total area of 20 mm x 20 mm, about 2 mm x 20 mm of which are available for the digital logic. Several system architectures, precisions, and compression ratios ranging from 100 to 250 were analyzed to pave the way for on-chip fixed-length compression (e.g., principal component analysis, singular value decomposition) and data reduction (e.g., azimuthal integration) for X-ray and electron detectors. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2508_08981 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | A 28nm Multiply-Accumulate ASIC Architecture for On-Chip Data Compression in MHz Frame Rate X-ray and Electron Pixel Detectors Rasheedi, Rami Contini, Nicholas Gharib, Mohamed Adel Strempfer, Sebastian Gnanasekaran, Senthil Abdelzaher, Salma Guruswamy, Tejas Yoshii, Kazutomo Hammer, Mike Shi, Henry Chen, Yu-Sheng Rota, Lorenzo Doering, Dionisio Dragone, Angelo Zhou, Tao Miceli, Antonino Instrumentation and Detectors Modern X-ray detector systems urgently require compact, efficient, and fast data compression schemes to handle the transmission of big data from pixel arrays, enabling frame rates in the MHz regime. In this work, a data compression ASIC that implements a streaming fixed-length lossy compression scheme is introduced and analyzed, proving the feasibility and benefits of on-chip compression. The compression scheme utilizes a vector matrix product logic, which performs a number of floating-point multiplications, additions, and accumulations. The logic is verified, synthesized, and shown to fit in the area resource available for the X-ray detector under study, which comprises 192 x 168 pixels each of 12-bit width, and having a total area of 20 mm x 20 mm, about 2 mm x 20 mm of which are available for the digital logic. Several system architectures, precisions, and compression ratios ranging from 100 to 250 were analyzed to pave the way for on-chip fixed-length compression (e.g., principal component analysis, singular value decomposition) and data reduction (e.g., azimuthal integration) for X-ray and electron detectors. |
| title | A 28nm Multiply-Accumulate ASIC Architecture for On-Chip Data Compression in MHz Frame Rate X-ray and Electron Pixel Detectors |
| topic | Instrumentation and Detectors |
| url | https://arxiv.org/abs/2508.08981 |