A 28nm Multiply-Accumulate ASIC Architecture for On-Chip Data Compression in MHz Frame Rate X-ray and Electron Pixel Detectors

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Rasheedi, Rami, Contini, Nicholas, Gharib, Mohamed Adel, Strempfer, Sebastian, Gnanasekaran, Senthil, Abdelzaher, Salma, Guruswamy, Tejas, Yoshii, Kazutomo, Hammer, Mike, Shi, Henry, Chen, Yu-Sheng, Rota, Lorenzo, Doering, Dionisio, Dragone, Angelo, Zhou, Tao, Miceli, Antonino
Format: Preprint
Published: 2025
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items