Copertina

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Ghosh, Arkapravo, Moitra, Abhishek, Bhattacharjee, Abhiroop, Yin, Ruokai, Panda, Priyadarshini
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

PIVOT- Input-aware Path Selection for Energy-efficient ViT Inference
di: Moitra, Abhishek, et al.
Pubblicazione: (2024)

TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing
di: Moitra, Abhishek, et al.
Pubblicazione: (2024)

PacQ: A SIMT Microarchitecture for Efficient Dataflow in Hyper-asymmetric GEMMs
di: Yin, Ruokai, et al.
Pubblicazione: (2025)

MEADOW: Memory-efficient Dataflow and Data Packing for Low Power Edge LLMs
di: Moitra, Abhishek, et al.
Pubblicazione: (2025)

When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design
di: Moitra, Abhishek, et al.
Pubblicazione: (2024)

LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks
di: Yin, Ruokai, et al.
Pubblicazione: (2024)

Low-power Spike-based Wearable Analytics on RRAM Crossbars
di: Bhattacharjee, Abhiroop, et al.
Pubblicazione: (2025)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
di: Zhang, Jinsong, et al.
Pubblicazione: (2025)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
di: Prabhu, Kartik, et al.
Pubblicazione: (2025)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
di: Agarwal, Ayushi, et al.
Pubblicazione: (2026)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
di: Ren, Yi, et al.
Pubblicazione: (2025)

Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators
di: Sakhuja, Chirag, et al.
Pubblicazione: (2024)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
di: Geens, Robin, et al.
Pubblicazione: (2026)

Stream: Design Space Exploration of Layer-Fused DNNs on Heterogeneous Dataflow Accelerators
di: Symons, Arne, et al.
Pubblicazione: (2022)

AxMED: Formal Analysis and Automated Design of Approximate Median Filters using BDDs
di: Mrazek, Vojtech, et al.
Pubblicazione: (2025)

Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
di: de Fraga, Lucas M. Leipnitz, et al.
Pubblicazione: (2025)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
di: Kim, Dong Eun, et al.
Pubblicazione: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

SD-Acc: Accelerating Stable Diffusion through Phase-aware Sampling and Hardware Co-Optimizations
di: Wang, Zhican, et al.
Pubblicazione: (2025)

Mapping Space Exploration for Multi-Chiplet Accelerators Targeting LLM Inference Serving Workloads
di: Li, Boyu, et al.
Pubblicazione: (2025)

Cross-Layer Design of Vector-Symbolic Computing: Bridging Cognition and Brain-Inspired Hardware Acceleration
di: Du, Shuting, et al.
Pubblicazione: (2025)

Towards Forever Access for Implanted Brain-Computer Interfaces
di: Ugur, Muhammed, et al.
Pubblicazione: (2024)

Swapping-Centric Neural Recording Systems
di: Ugur, Muhammed, et al.
Pubblicazione: (2024)

CounterPoint: Using Hardware Event Counters to Refute and Refine Microarchitectural Assumptions (Extended Version)
di: Lindsay, Nick, et al.
Pubblicazione: (2026)

LLM-Driven Design Space Exploration of FPGA-based Accelerators
di: Sharma, Vinamra, et al.
Pubblicazione: (2026)

The Interplay of Computing, Ethics, and Policy in Brain-Computer Interface Design
di: Ugur, Muhammed, et al.
Pubblicazione: (2024)

HALOC-AxA: An Area/-Energy-Efficient Approximate Adder for Image Processing Application
di: Ziad, Hasnain A., et al.
Pubblicazione: (2025)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
di: Liu, Yuhao, et al.
Pubblicazione: (2026)

SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation
di: Vungarala, Deepak, et al.
Pubblicazione: (2024)

MLDSE: Scaling Design Space Exploration Infrastructure for Multi-Level Hardware
di: Qu, Huanyu, et al.
Pubblicazione: (2025)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
di: Shahawy, Mohamed, et al.
Pubblicazione: (2025)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
di: Li, Zhengke, et al.
Pubblicazione: (2025)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2026)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
di: Iff, Patrick, et al.
Pubblicazione: (2023)

LoopTree: Exploring the Fused-layer Dataflow Accelerator Design Space
di: Gilbert, Michael, et al.
Pubblicazione: (2024)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
di: Ando, Takuto, et al.
Pubblicazione: (2025)

Hardware Acceleration in Portable MRIs: State of the Art and Future Prospects
di: Habsi, Omar Al, et al.
Pubblicazione: (2025)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
di: Song, Zihang, et al.
Pubblicazione: (2024)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
di: Huo, Juncheng, et al.
Pubblicazione: (2025)