Imagen de Portada

HPD: Hybrid Projection Decomposition for Robust State Space Models on Analog CIM Hardware

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Feng, Yuannuo, Zhou, Wenyong, Lyu, Yuexi, Liu, Hanjie, Liu, Zhengwu, Wong, Ngai, Kang, Wang
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Extending Straight-Through Estimation for Robust Neural Networks on Analog CIM Hardware
por: Feng, Yuannuo, et al.
Publicado: (2025)

Binary Weight Multi-Bit Activation Quantization for Compute-in-Memory CNN Accelerators
por: Zhou, Wenyong, et al.
Publicado: (2025)

HaLoRA: Hardware-aware Low-Rank Adaptation for Large Language Models Based on Hybrid Compute-in-Memory Architecture
por: Wu, Taiqiang, et al.
Publicado: (2025)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
por: Zhou, Wenyong, et al.
Publicado: (2025)

CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration
por: Chen, Jinwu, et al.
Publicado: (2026)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
por: Bazzi, Jinane, et al.
Publicado: (2026)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
por: Song, Zihang, et al.
Publicado: (2024)

A 28nm 1.80Mb/mm2 Digital/Analog Hybrid SRAM-CIM Macro Using 2D-Weighted Capacitor Array for Complex Number Mac Operations
por: Konno, Shota, et al.
Publicado: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
por: Zhao, Shixin, et al.
Publicado: (2025)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
por: Ding, Hong, et al.
Publicado: (2025)

RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
por: Guo, Yan-Cheng, et al.
Publicado: (2026)

EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
por: Zhang, Haoyi, et al.
Publicado: (2024)

Acore-CIM: build accurate and reliable mixed-signal CIM cores with RISC-V controlled self-calibration
por: Numan, Omar, et al.
Publicado: (2025)

Ouroboros: Wafer-Scale SRAM CIM with Token-Grained Pipelining for Large Language Model Inference
por: Liu, Yiqi, et al.
Publicado: (2026)

SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
por: Diao, Haikang, et al.
Publicado: (2025)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
por: Xue, Chenhao, et al.
Publicado: (2026)

High-Level Surface Code Decoding via Parallel FFNNs on CIM Platforms
por: Wang, Hao, et al.
Publicado: (2024)

Fault-Free Analog Computing with Imperfect Hardware
por: Xu, Zhicheng, et al.
Publicado: (2025)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
por: Qi, Yingjie, et al.
Publicado: (2025)

3DGauCIM: Accelerating Static/Dynamic 3D Gaussian Splatting via Digital CIM for High Frame Rate Real-Time Edge Rendering
por: Huang, Wei-Hsing, et al.
Publicado: (2025)

Unicorn-CIM: Uncovering the Vulnerability and Improving the Resilience of High-Precision Compute-in-Memory
por: Li, Qiufeng, et al.
Publicado: (2025)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
por: Xuan, Zihao, et al.
Publicado: (2026)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
por: Li, Jintao, et al.
Publicado: (2024)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
por: Chakraborty, Subhradip, et al.
Publicado: (2026)

A Power-Efficient Hardware Implementation of L-Mul
por: Chen, Ruiqi, et al.
Publicado: (2024)

LASANA: Large-Scale Surrogate Modeling for Analog Neuromorphic Architecture Exploration
por: Ho, Jason, et al.
Publicado: (2025)

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
por: Chen, Weiyu, et al.
Publicado: (2025)

CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration
por: Ahn, Bas, et al.
Publicado: (2026)

Voxel-CIM: An Efficient Compute-in-Memory Accelerator for Voxel-based Point Cloud Neural Networks
por: Lin, Xipeng, et al.
Publicado: (2024)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
por: Zou, Qingyun, et al.
Publicado: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
por: and, Yan-Cheng Guo, et al.
Publicado: (2025)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
por: Tan, Yan, et al.
Publicado: (2026)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
por: Wickramasinghe, Sachini, et al.
Publicado: (2026)

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing
por: Moradifirouzabadi, Ashkan, et al.
Publicado: (2024)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
por: Tasnim, Maliha, et al.
Publicado: (2024)

Enabling Efficient Hardware Acceleration of Hybrid Vision Transformer (ViT) Networks at the Edge
por: Dumoulin, Joren, et al.
Publicado: (2025)

Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML
por: Lesage, Benjamin, et al.
Publicado: (2024)

Hardware Acceleration in Portable MRIs: State of the Art and Future Prospects
por: Habsi, Omar Al, et al.
Publicado: (2025)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
por: Kang, Minwoo, et al.
Publicado: (2024)

Balancing FP8 Computation Accuracy and Efficiency on Digital CIM via Shift-Aware On-the-fly Aligned-Mantissa Bitwidth Prediction
por: Zhao, Liang, et al.
Publicado: (2026)