Soft Error Probability Estimation of Nano-scale Combinational Circuits
Fuente:
arXiv
Saved in:
| Main Authors: | Jockar, Ali, Raji, Mohsen |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Designing Approximate Arithmetic Circuits with Combined Error Constraints
by: Češka, Milan, et al.
Published: (2022)
by: Češka, Milan, et al.
Published: (2022)
An ECC-based Fault Tolerance Approach for DNNs
by: Raji, Mohsen, et al.
Published: (2025)
by: Raji, Mohsen, et al.
Published: (2025)
Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
by: Potocnik, Viviane, et al.
Published: (2024)
by: Potocnik, Viviane, et al.
Published: (2024)
SWAPPER: Dynamic Operand Swapping in Non-commutative Approximate Circuits for Online Error Reduction
by: Traiola, Marcello, et al.
Published: (2025)
by: Traiola, Marcello, et al.
Published: (2025)
FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
by: Ranjbar, Ali, et al.
Published: (2025)
by: Ranjbar, Ali, et al.
Published: (2025)
Towards Error Correction for Computing in Racetrack Memory
by: Brazzle, Preston, et al.
Published: (2024)
by: Brazzle, Preston, et al.
Published: (2024)
CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
by: Fang, Wenji, et al.
Published: (2025)
by: Fang, Wenji, et al.
Published: (2025)
A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement
by: Gomi, Yuibi, et al.
Published: (2025)
by: Gomi, Yuibi, et al.
Published: (2025)
Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)
by: Khezeli, Benyamin, et al.
Published: (2024)
Banked Memories for Soft SIMT Processors
by: Langhammer, Martin, et al.
Published: (2025)
by: Langhammer, Martin, et al.
Published: (2025)
CPPL: A Circuit Prompt Programming Language
by: Yin, Shuo, et al.
Published: (2026)
by: Yin, Shuo, et al.
Published: (2026)
JugglePAC: A Pipelined Accumulation Circuit
by: Houraniah, Ahmad, et al.
Published: (2023)
by: Houraniah, Ahmad, et al.
Published: (2023)
Recurrent CircuitSAT Sampling for Sequential Circuits
by: Ardakani, Arash, et al.
Published: (2025)
by: Ardakani, Arash, et al.
Published: (2025)
A 950 MHz SIMT Soft Processor
by: Langhammer, Martin, et al.
Published: (2025)
by: Langhammer, Martin, et al.
Published: (2025)
A Statically and Dynamically Scalable Soft GPGPU
by: Langhammer, Martin, et al.
Published: (2024)
by: Langhammer, Martin, et al.
Published: (2024)
Constant Depth Threshold Circuits For Exhaustive Epistasis Detection
by: Ribeiro, André, et al.
Published: (2026)
by: Ribeiro, André, et al.
Published: (2026)
A Review of SRAM-based Compute-in-Memory Circuits
by: Yoshioka, Kentaro, et al.
Published: (2024)
by: Yoshioka, Kentaro, et al.
Published: (2024)
Characterizing Soft-Error Resiliency in Arm's Ethos-U55 Embedded Machine Learning Accelerator
by: Tyagi, Abhishek, et al.
Published: (2024)
by: Tyagi, Abhishek, et al.
Published: (2024)
Runtime Energy Monitoring for RISC-V Soft-Cores
by: Scionti, Alberto, et al.
Published: (2025)
by: Scionti, Alberto, et al.
Published: (2025)
DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
by: Ardakani, Arash, et al.
Published: (2025)
by: Ardakani, Arash, et al.
Published: (2025)
Error Checking for Sparse Systolic Tensor Arrays
by: Peltekis, Christodoulos, et al.
Published: (2024)
by: Peltekis, Christodoulos, et al.
Published: (2024)
Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
by: Thaqi, Era, et al.
Published: (2025)
by: Thaqi, Era, et al.
Published: (2025)
AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
by: Li, Jintao, et al.
Published: (2024)
by: Li, Jintao, et al.
Published: (2024)
Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
by: Salzmann, Josef, et al.
Published: (2024)
by: Salzmann, Josef, et al.
Published: (2024)
Python-based DSL for generating Verilog model of Synchronous Digital Circuits
by: Datar, Mandar, et al.
Published: (2024)
by: Datar, Mandar, et al.
Published: (2024)
Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
by: Volk, Jennifer, et al.
Published: (2024)
by: Volk, Jennifer, et al.
Published: (2024)
SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
by: Shen, Shan, et al.
Published: (2024)
by: Shen, Shan, et al.
Published: (2024)
Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
by: Zaeemi, Meysam, et al.
Published: (2026)
by: Zaeemi, Meysam, et al.
Published: (2026)
Error Detection and Correction Codes for Safe In-Memory Computations
by: Parrini, Luca, et al.
Published: (2024)
by: Parrini, Luca, et al.
Published: (2024)
An Architectural Error Metric for CNN-Oriented Approximate Multipliers
by: Liu, Ao, et al.
Published: (2024)
by: Liu, Ao, et al.
Published: (2024)
Soft GPGPU versus IP cores: Quantifying and Reducing the Performance Gap
by: Langhammer, Martin, et al.
Published: (2024)
by: Langhammer, Martin, et al.
Published: (2024)
High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
by: Folmer, Hendrik, et al.
Published: (2025)
by: Folmer, Hendrik, et al.
Published: (2025)
OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
by: Hajisadeghi, Amir M., et al.
Published: (2025)
by: Hajisadeghi, Amir M., et al.
Published: (2025)
CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
by: Chen, Xiaoming
Published: (2024)
by: Chen, Xiaoming
Published: (2024)
Sequential Printed MLP Circuits for Super TinyML Multi-Sensory Applications
by: Saglam, Gurol, et al.
Published: (2024)
by: Saglam, Gurol, et al.
Published: (2024)
AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
by: Hu, Guangyu, et al.
Published: (2026)
by: Hu, Guangyu, et al.
Published: (2026)
Token-Picker: Accelerating Attention in Text Generation with Minimized Memory Transfer via Probability Estimation
by: Park, Junyoung, et al.
Published: (2024)
by: Park, Junyoung, et al.
Published: (2024)
The Case for Replication-Aware Memory-Error Protection in Disaggregated Memory
by: Volos, Haris
Published: (2023)
by: Volos, Haris
Published: (2023)
CuLD: Current-Limiting Differential Reading Circuit for Current-Based Compute-in-Memory
by: Uenohara, Seiji, et al.
Published: (2025)
by: Uenohara, Seiji, et al.
Published: (2025)
Combining Power and Arithmetic Optimization via Datapath Rewriting
by: Coward, Samuel, et al.
Published: (2024)
by: Coward, Samuel, et al.
Published: (2024)
Similar Items
-
Designing Approximate Arithmetic Circuits with Combined Error Constraints
by: Češka, Milan, et al.
Published: (2022) -
An ECC-based Fault Tolerance Approach for DNNs
by: Raji, Mohsen, et al.
Published: (2025) -
Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
by: Potocnik, Viviane, et al.
Published: (2024) -
SWAPPER: Dynamic Operand Swapping in Non-commutative Approximate Circuits for Online Error Reduction
by: Traiola, Marcello, et al.
Published: (2025) -
FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
by: Ranjbar, Ali, et al.
Published: (2025)