Image de couverture de livre

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Li, Wenkai, Lu, Yao, Fang, Wenji, Wang, Jing, Zhang, Qijun, Xie, Zhiyao
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
par: Fang, Wenji, et autres
Publié: (2025)

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment
par: Fang, Wenji, et autres
Publié: (2025)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
par: Zhang, Qijun, et autres
Publié: (2025)

ReadyPower: A Reliable, Interpretable, and Handy Architectural Power Model Based on Analytical Framework
par: Zhang, Qijun, et autres
Publié: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
par: Fang, Wenji, et autres
Publié: (2024)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
par: Li, Mengming, et autres
Publié: (2024)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
par: Zhang, Qijun, et autres
Publié: (2024)

ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
par: Zhang, Qijun, et autres
Publié: (2025)

Profile-Guided Temporal Prefetching
par: Li, Mengming, et autres
Publié: (2025)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
par: Liu, Shang, et autres
Publié: (2023)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
par: Fang, Wenji, et autres
Publié: (2025)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
par: Liu, Shang, et autres
Publié: (2025)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
par: Wu, Yuchao, et autres
Publié: (2026)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
par: Zhang, Qijun, et autres
Publié: (2024)

A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA
par: Fang, Wenji, et autres
Publié: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
par: Fang, Wenji, et autres
Publié: (2026)

Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiency
par: Li, Mengming, et autres
Publié: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Yan, Zhiyuan, et autres
Publié: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Fang, Wenji, et autres
Publié: (2024)

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses
par: Li, Mengming, et autres
Publié: (2026)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
par: Chen, Paul, et autres
Publié: (2026)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
par: Yang, Tiantian, et autres
Publié: (2026)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
par: Hayes, Oran, et autres
Publié: (2026)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
par: Bhandari, Jitendra, et autres
Publié: (2024)

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers
par: Yarzada, Sabrina, et autres
Publié: (2026)

Aligning Netlist to Source Code using SynAlign
par: Garg, Sakshi, et autres
Publié: (2025)

There and Back Again: A Netlist's Tale with Much Egraphin'
par: Smith, Gus Henry, et autres
Publié: (2024)

TRAPTI: Time-Resolved Analysis for SRAM Banking and Power Gating Optimization in Embedded Transformer Inference
par: Klhufek, Jan, et autres
Publié: (2026)

ArtNet: Hierarchical Clustering-Based Artificial Netlist Generator for ML and DTCO Application
par: Kang, Andrew B. Kahng. Seokhyeong, et autres
Publié: (2025)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
par: Galimberti, Andrea, et autres
Publié: (2024)

HeLEx: A Heterogeneous Layout Explorer for Spatial Elastic Coarse-Grained Reconfigurable Arrays
par: Du, Alan Jia Bao, et autres
Publié: (2025)

DE-HNN: An effective neural model for Circuit Netlist representation
par: Luo, Zhishang, et autres
Publié: (2024)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
par: Saravanan, Raghul, et autres
Publié: (2025)

Fine-Grained Power and Energy Attribution on AMD GPU/APU-Based Exascale Nodes
par: McDaniel, Adam, et autres
Publié: (2026)

CPU-Based Layout Design for Picker-to-Parts Pallet Warehouses
par: Looms, Timo, et autres
Publié: (2025)

LLM-Powered Code Analysis and Optimization for Gaussian Splatting Kernels
par: Hu, Yi, et autres
Publié: (2025)

FLICKER: A Fine-Grained Contribution-Aware Accelerator for Real-Time 3D Gaussian Splatting
par: Ou, Wenhui, et autres
Publié: (2026)

CMAX-CAMEL: A Coarse-to-Fine Adaptive, Memory-Efficient, and Low-Power Edge Processor for Contrast Maximization
par: Min, Kyeongpil, et autres
Publié: (2026)

Sim-FA: A GPGPU Simulator Framework for Fine-Grained FlashAttention Pipeline Analysis
par: Zhou, Zhongchun, et autres
Publié: (2026)

A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
par: Montanaro, Gabriele, et autres
Publié: (2024)