Cover Image

e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Yin, Jiaqi, Song, Zhan, Chen, Chen, Cai, Yaohui, Zhang, Zhiru, Yu, Cunxi
Format:	Preprint
Published:	2025
Subjects:	Artificial Intelligence Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Revisit Choice Network for Synthesis and Technology Mapping
by: Chen, Chen, et al.
Published: (2025)

Differentiable Combinatorial Scheduling at Scale
by: Liu, Mingju, et al.
Published: (2024)

BoolE: Exact Symbolic Reasoning via Boolean Equality Saturation
by: Yin, Jiaqi, et al.
Published: (2025)

GauS: Differentiable Scheduling Optimization via Gaussian Reparameterization
by: Cai, Yaohui, et al.
Published: (2026)

Differentiable Initialization-Accelerated CPU-GPU Hybrid Combinatorial Scheduling
by: Liu, Mingju, et al.
Published: (2026)

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC
by: Yu, Cunxi, et al.
Published: (2026)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
by: Liu, Mingju, et al.
Published: (2024)

BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation
by: Li, Yingjie, et al.
Published: (2024)

Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference
by: Chen, Hongzheng, et al.
Published: (2023)

MAGNet: A Multi-Scale Attention-Guided Graph Fusion Network for DRC Violation Detection
by: Lu, Weihan, et al.
Published: (2025)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
by: Yin, Jiaqi, et al.
Published: (2025)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
by: Gao, Ming, et al.
Published: (2025)

Multi-Dimensional Reconfigurable, Physically Composable Hybrid Diffractive Optical Neural Network
by: Yin, Ziang, et al.
Published: (2024)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
by: Wan, Lily Jiaxin, et al.
Published: (2026)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
by: Yu, Cunxi
Published: (2025)

Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
by: Deng, Chenhui, et al.
Published: (2024)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
by: Chen, Chen, et al.
Published: (2025)

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
by: Chen, Zhengrui, et al.
Published: (2026)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
by: Chen, Chen, et al.
Published: (2024)

Timing-Driven Global Placement by Efficient Critical Path Extraction
by: Shi, Yunqi, et al.
Published: (2025)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
by: Chen, Hong Cai, et al.
Published: (2024)

Phi: Leveraging Pattern-based Hierarchical Sparsity for High-Efficiency Spiking Neural Networks
by: Wei, Chiyue, et al.
Published: (2025)

Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
by: Chen, Guojin, et al.
Published: (2024)

At the Edge of the Heart: ULP FPGA-Based CNN for On-Device Cardiac Feature Extraction in Smart Health Sensors for Astronauts
by: Rahman, Kazi Mohammad Abidur, et al.
Published: (2026)

AHASD: Asynchronous Heterogeneous Architecture for LLM Adaptive Drafting Speculative Decoding on Mobile Devices
by: Zirui, Ma, et al.
Published: (2026)

YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-Situ Multiply Arithmetic for Large-Scale AI
by: Xuan, Zihao, et al.
Published: (2023)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
by: Yin, Mengyuan, et al.
Published: (2025)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
by: Qin, Haiyan, et al.
Published: (2025)

AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits
by: Zhang, Ze, et al.
Published: (2026)

HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
by: Meng, Chang-Chih, et al.
Published: (2026)

Classification-Based Automatic HDL Code Generation Using LLMs
by: Sun, Wenhao, et al.
Published: (2024)

Adaptive Robotic Arm Control with a Spiking Recurrent Neural Network on a Digital Accelerator
by: Linares-Barranco, Alejandro, et al.
Published: (2024)

A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering
by: Jamet, Alexandre Valentin, et al.
Published: (2024)

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
by: Chang, Chen-Chia, et al.
Published: (2024)

VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification
by: Hu, Runbang, et al.
Published: (2026)

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
by: Peng, Zedong, et al.
Published: (2025)

Assessing Large Language Models in Generating RTL Design Specifications
by: Huang, Hung-Ming, et al.
Published: (2025)

Expert Streaming: Accelerating Low-Batch MoE Inference via Multi-chiplet Architecture and Dynamic Expert Trajectory Scheduling
by: Ma, Songchen, et al.
Published: (2026)

Salca: A Sparsity-Aware Hardware Accelerator for Efficient Long-Context Attention Decoding
by: Fan, Wang, et al.
Published: (2026)

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models
by: Xue, Chenhao, et al.
Published: (2025)