Cover Image

Image2Net: Datasets, Benchmark and Hybrid Framework to Convert Analog Circuit Diagrams into Netlists

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Xu, Haohang, Liu, Chengjie, Wang, Qihang, Huang, Wenhao, Xu, Yongjian, Chen, Weiyu, Peng, Anlan, Li, Zhijun, Li, Bo, Qi, Lei, Yang, Jun, Du, Yuan, Du, Li
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Artificial Intelligence Computer Vision and Pattern Recognition Image and Video Processing
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
by: Chen, Weiyu, et al.
Published: (2025)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
by: Bhandari, Jitendra, et al.
Published: (2024)

Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling
by: Sun, Jiacong, et al.
Published: (2024)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
by: Li, Jintao, et al.
Published: (2024)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
by: Chen, Zihao, et al.
Published: (2025)

Technology-Circuit-Algorithm Tri-Design for Processing-in-Pixel-in-Memory (P2M)
by: Kaiser, Md Abdullah-Al, et al.
Published: (2023)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
by: Yang, Tiantian, et al.
Published: (2026)

DE-HNN: An effective neural model for Circuit Netlist representation
by: Luo, Zhishang, et al.
Published: (2024)

A CNN-Based Technique to Assist Layout-to-Generator Conversion for Analog Circuits
by: Jeong, Sungyu, et al.
Published: (2025)

Memristor-Based Selective Convolutional Circuit for High-Density Salt-and-Pepper Noise Removal
by: Ding, Binghui, et al.
Published: (2024)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
by: Zhu, Jiaying, et al.
Published: (2026)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
by: Fang, Wenji, et al.
Published: (2025)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
by: Rizzo, Tommaso, et al.
Published: (2024)

An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology
by: Chatziantoniou, Panagiotis, et al.
Published: (2022)

Opto-Atomic Spatio-Temporal Holographic Correlators for High-Speed 3D CNNs
by: Shen, Xi, et al.
Published: (2026)

FSL-HDnn: A 40 nm Few-shot On-Device Learning Accelerator with Integrated Feature Extraction and Hyperdimensional Computing
by: Xu, Weihong, et al.
Published: (2025)

ArtNet: Hierarchical Clustering-Based Artificial Netlist Generator for ML and DTCO Application
by: Kang, Andrew B. Kahng. Seokhyeong, et al.
Published: (2025)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
by: Andrulis, Tanner, et al.
Published: (2024)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
by: Li, Wenkai, et al.
Published: (2025)

NVM-in-Cache: Repurposing Commodity 6T SRAM Cache into NVM Analog Processing-in-Memory Engine using a Novel Compute-on-Powerline Scheme
by: Chakraborty, Subhradip, et al.
Published: (2025)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
by: Qin, Xian Rong, et al.
Published: (2026)

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment
by: Fang, Wenji, et al.
Published: (2025)

Design of a 6-bit Threshold Inverter Quantization (TIQ) Flash Analog to Digital Converter (ADC)
by: Sarkar, Noyon Kumar, et al.
Published: (2025)

Benchmarking and Dissecting the Nvidia Hopper GPU Architecture
by: Luo, Weile, et al.
Published: (2024)

Sub-Millisecond Event-Based Eye Tracking on a Resource-Constrained Microcontroller
by: Giordano, Marco, et al.
Published: (2025)

An Energy-Efficient RFET-Based Stochastic Computing Neural Network Accelerator
by: Lu, Sheng, et al.
Published: (2025)

Pack my weights and run! Minimizing overheads for in-memory computing accelerators
by: Houshmand, Pouya, et al.
Published: (2024)

FPCA: Field-Programmable Pixel Convolutional Array for Extreme-Edge Intelligence
by: Yin, Zihan, et al.
Published: (2024)

Modeling the Energy Consumption of the HEVC Software Encoding Process using Processor events
by: Ramasubbu, Geetha, et al.
Published: (2024)

Voltage-Controlled Magnetic Tunnel Junction based ADC-less Global Shutter Processing-in-Pixel for Extreme-Edge Intelligence
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
by: Gao, Ming, et al.
Published: (2025)

White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design
by: Chen, Jianqiu, et al.
Published: (2025)

SPICEMixer - Netlist-Level Circuit Evolution
by: Uhlich, Stefan, et al.
Published: (2025)

Aligning Netlist to Source Code using SynAlign
by: Garg, Sakshi, et al.
Published: (2025)

There and Back Again: A Netlist's Tale with Much Egraphin'
by: Smith, Gus Henry, et al.
Published: (2024)

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
by: Mehradfar, Asal, et al.
Published: (2024)

Graph Neural Networks Based Analog Circuit Link Prediction
by: Pan, Guanyuan, et al.
Published: (2025)

Adaptive Hybrid FFT: A Novel Pipeline and Memory-Based Architecture for Radix-$2^k$ FFT in Large Size Processing
by: Zhao, Fangyu, et al.
Published: (2025)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
by: Song, Zihang, et al.
Published: (2024)