Imagen de Portada

White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Chen, Jianqiu, Li, Siqi, He, Xu
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence Computation and Language
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
por: Chen, Hong Cai, et al.
Publicado: (2024)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
por: Chen, Zihao, et al.
Publicado: (2025)

Digital ASIC Design with Ongoing LLMs: Strategies and Prospects
por: Xiang, Maoyang, et al.
Publicado: (2024)

LLM-FSM: Scaling Large Language Models for Finite-State Reasoning in RTL Code Generation
por: Wu, Yuheng, et al.
Publicado: (2026)

AI-Powered Agile Analog Circuit Design and Optimization
por: Hu, Jinhai, et al.
Publicado: (2025)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
por: Zhang, Haoyi, et al.
Publicado: (2024)

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework
por: Chang, Kaiyan, et al.
Publicado: (2024)

PrefixLLM: LLM-aided Prefix Circuit Design
por: Xiao, Weihua, et al.
Publicado: (2024)

A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations
por: Bujana, Antonio J., et al.
Publicado: (2026)

The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation
por: Moravej, Reza, et al.
Publicado: (2024)

AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
por: Ahmadzadeh, Mohsen, et al.
Publicado: (2025)

LLM Inference Acceleration via Efficient Operation Fusion
por: Salmani, Mahsa, et al.
Publicado: (2025)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
por: Sheth, Arnav, et al.
Publicado: (2025)

FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design
por: Mehradfar, Asal, et al.
Publicado: (2025)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
por: Xing, Changwen, et al.
Publicado: (2025)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
por: Zhong, Ruizhe, et al.
Publicado: (2023)

HADES: Hardware Accelerated Decoding for Efficient Speculation in Large Language Models
por: Yang, Ze, et al.
Publicado: (2024)

InCoder-32B-Thinking: Industrial Code World Model for Thinking
por: Yang, Jian, et al.
Publicado: (2026)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
por: Mehradfar, Asal, et al.
Publicado: (2025)

FloorPlan-DeepSeek (FPDS): A multimodal approach to floorplan generation using vector-based next room prediction
por: Yin, Jun, et al.
Publicado: (2025)

Hardware Phi-1.5B: A Large Language Model Encodes Hardware Domain Specific Knowledge
por: Fu, Weimin, et al.
Publicado: (2024)

VLM-CAD: VLM-Optimized Collaborative Agent Design Workflow for Analog Circuit Sizing
por: Pan, Guanyuan, et al.
Publicado: (2026)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
por: Dang, Peng, et al.
Publicado: (2024)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
por: Chang, Chen-Chia, et al.
Publicado: (2024)

Analogous Alignments: Digital "Formally" meets Analog
por: Mohanty, Hansa, et al.
Publicado: (2024)

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
por: Mehradfar, Asal, et al.
Publicado: (2024)

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
por: Chang, Chen-Chia, et al.
Publicado: (2024)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
por: Chen, Zhirong, et al.
Publicado: (2025)

AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits
por: Zhang, Ze, et al.
Publicado: (2026)

From English to ASIC: Hardware Implementation with Large Language Model
por: Goh, Emil, et al.
Publicado: (2024)

Chain-of-Descriptions: Improving Code LLMs for VHDL Code Generation and Summarization
por: Vijayaraghavan, Prashanth, et al.
Publicado: (2025)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
por: Wu, Bing-Yue, et al.
Publicado: (2024)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
por: Jiang, Zesong, et al.
Publicado: (2024)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
por: Maji, Supriyo, et al.
Publicado: (2025)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
por: Zhao, Jiayu, et al.
Publicado: (2025)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
por: Ye, Junhao, et al.
Publicado: (2025)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
por: Gao, Peng, et al.
Publicado: (2024)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
por: Gao, Ming, et al.
Publicado: (2025)

LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation
por: Chang, Chen-Chia, et al.
Publicado: (2025)

Highly Optimized Kernels and Fine-Grained Codebooks for LLM Inference on Arm CPUs
por: Gope, Dibakar, et al.
Publicado: (2024)